Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX5075 Datasheet(PDF) 5 Page - Maxim Integrated Products

Part No. MAX5075
Description  Push-Pull FET Driver with Integrated Oscillator and Clock Output
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5075 Datasheet(HTML) 5 Page - Maxim Integrated Products

  MAX5075 Datasheet HTML 1Page - Maxim Integrated Products MAX5075 Datasheet HTML 2Page - Maxim Integrated Products MAX5075 Datasheet HTML 3Page - Maxim Integrated Products MAX5075 Datasheet HTML 4Page - Maxim Integrated Products MAX5075 Datasheet HTML 5Page - Maxim Integrated Products MAX5075 Datasheet HTML 6Page - Maxim Integrated Products MAX5075 Datasheet HTML 7Page - Maxim Integrated Products MAX5075 Datasheet HTML 8Page - Maxim Integrated Products  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
Push-Pull FET Driver with Integrated Oscillator
and Clock Output
_______________________________________________________________________________________
5
Pin Description
PIN
NAME
FUNCTION
1
CLK
Synchronizing Clock Output. Clock output with a
±10mA peak current drive that can be used to
synchronize an external PWM regulator. CLK/NDRV1 frequency has a 1x, 2x, or 4x ratio. See the
Synchronizing Clock Output section.
2
I.C.
Internal Connection. Connect to ground. Internal function.
3RT
Oscillator Timing Resistor Connection. Bypass RT with a 1nF capacitor to DGND. Connect a resistor
from RT to DGND to set the internal oscillator.
4
DGND
Digital Ground. Connect DGND to ground plane.
5
PGND
Power Ground. Connect PGND to ground plane.
6
NDRV1
Gate Driver 1. Connect NDRV1 to the gate of the external n-channel FET.
7
NDRV2
Gate Driver 2. Connect NDRV2 to the gate of the external n-channel FET.
8VCC
Power-Supply Input. Bypass VCC to PGND with 0.1µF||1µF ceramic capacitors.
EP
EP
Exposed Pad. Internally connected to DGND. Connect exposed pad to ground plane.
NDRV1
PGND
VCC
NDRV2
T-FF
UVLO 3.5V
Q
Q
CLK
RT
DGND
OSC
I.C.
5V
LDO
VCC
A (1x)
B (2x)
C (4x)
MAX5075
Q
Q
Q
Q
INTERNAL
FUNCTION
Figure 1. MAX5075 Functional Diagram


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn