Electronic Components Datasheet Search |
|
MC9S12A512 Datasheet(PDF) 67 Page - Freescale Semiconductor, Inc |
|
MC9S12A512 Datasheet(HTML) 67 Page - Freescale Semiconductor, Inc |
67 / 124 page MC9S12DP512 Device Guide V01.23 67 Section 3 System Clock Description 3.1 Overview The Clock and Reset Generator provides the internal clock signals for the core and all peripheral modules. Figure 3-1 shows the clock connections from the CRG to all modules. Consult the CRG Block Guide and OSC Block Guide for details on clock generation. Figure 3-1 Clock Connections CRG Bus Clock Core Clock EXTAL XTAL Oscillator Clock HCS12 CORE IIC RAM SCI0, SCI1 PWM ATD0, 1 EEPROM Flash ECT BDLC SPI0, 1, 2 CAN0, 1, 2, 3, 4 PIM BDM CPU MEBI MMC INT BKP OSC Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
Similar Part No. - MC9S12A512 |
|
Similar Description - MC9S12A512 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |