Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HY57V561620 Datasheet(PDF) 1 Page - Hynix Semiconductor

Part No. HY57V561620
Description  4Banks x 4M x 16Bit Synchronous DRAM
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY57V561620 Datasheet(HTML) 1 Page - Hynix Semiconductor

  HY57V561620 Datasheet HTML 1Page - Hynix Semiconductor HY57V561620 Datasheet HTML 2Page - Hynix Semiconductor HY57V561620 Datasheet HTML 3Page - Hynix Semiconductor HY57V561620 Datasheet HTML 4Page - Hynix Semiconductor HY57V561620 Datasheet HTML 5Page - Hynix Semiconductor HY57V561620 Datasheet HTML 6Page - Hynix Semiconductor HY57V561620 Datasheet HTML 7Page - Hynix Semiconductor HY57V561620 Datasheet HTML 8Page - Hynix Semiconductor HY57V561620 Datasheet HTML 9Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 13 page
background image
HY57V561620(L)T
4Banks x 4M x 16Bit Synchronous DRAM
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Revision 1.8 / Apr.01
DESCRIPTION
The HY57V561620T is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications
which require large memory density and high bandwidth. HY57V561620 is organized as 4 banks of 4,194,304x16.
The HY57V561620T is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and
outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very
high bandwidth. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline ( CAS latency of 2 or 3), the number of consecutive read or write
cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined
design is not restricted by a `2N` rule.)
FEATURES
Single 3.3V
± 0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm
of pin pitch
All inputs and outputs referenced to positive edge of
system clock
Data mask function by UDQM and LDQM
Internal four banks operation
Auto refresh and self refresh
8192 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 and Full Page for Sequential Burst
- 1, 2, 4 and 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
Clock Frequency
Power
Organization
Interface
Package
HY57V561620T-HP
133MHz
Normal
4Banks x 4Mbits
x16
LVTTL
400mil 54pin TSOP II
HY57V561620T-H
133MHz
HY57V561620T-8
125MHz
HY57V561620T-P
100MHz
HY57V561620T-S
100MHz
HY57V561620LT-HP
133MHz
Lower
Power
HY57V561620LT-H
133MHz
HY57V561620LT-8
125MHz
HY57V561620LT-P
100MHz
HY57V561620LT-S
100MHz


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn