Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

THNCFXXXBAI Datasheet(PDF) 15 Page - Toshiba Semiconductor

Part No. THNCFXXXBAI
Description  The THNCFxxxMBA/BAI series CompactFlash card is a flash technology based with ATA interface flash memory card.
Download  48 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TOSHIBA [Toshiba Semiconductor]
Homepage  http://www.semicon.toshiba.co.jp/eng
Logo 

THNCFXXXBAI Datasheet(HTML) 15 Page - Toshiba Semiconductor

Zoom Inzoom in Zoom Outzoom out
 15 / 48 page
background image
THNCFxxxMBA/BAI Series
2002-10-20
15/48
Preliminary
2. Configuration and Status register (Address 202h)
This register is used for observing the state of the card.
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
CHGED
SIGCHG
IOIS8
0
0
PWD
INTR
0
Note:
initial value
→ 00H
Name
R/W
Function
CHGED
(CARD->)
R
This bit indicates that CRDY/
−BSY bit on Pin Replacement register is set to “1”. When CHGED bit
is set to “1”,
−STSCHG pin is held “L” at the condition of SIGCHG bit set to “1” and the card
configured for the I/O interface.
SIGCHG
(HOST->)
R/W
This bit is set or reset by the host for enabling and disabling the status-change signal (
STSCHG
pin). When the card is configured I/O card interface and this bit is set “1”,
STSCHG pin is
controlled by CHGED bit. If this bit is set to “0”,
STSCHG pin is kept “H”.
IOIS8
(HOST->)
R/W
The host sets this field to “1” when it can provide I/O cycles only with on 8 bit data bus (D7
to D0).
PWD
(HOST->)
R/W
When this bit is set to “1”, the card enters sleep state (Power Down mode). When this bit is reset
to “0”, the card transfers to idle state (active mode). RRDY/BSY bit on Pin Replacement Register
becomes BUSY when this bit is changed. RRDY/BSY will not become Ready until the power state
requested has been entered.
This card automatically powers down when it is idle and powers
back up when it receives a command.
INTR
(CARD->)
R
This bit indicates the internal state of the interrupt request. This bit state is available whether I/O
card interface has been configured or not. This signal remains true until the condition, which
caused the interrupt request, has been serviced. If the
IEN bit in the Device Control Register
disables interrupts, this bit is a zero.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn