![]() |
Electronic Components Datasheet Search |
|
M5M4V64S30ATP-8A Datasheet(PDF) 27 Page - Mitsubishi Electric Semiconductor |
|
M5M4V64S30ATP-8A Datasheet(HTML) 27 Page - Mitsubishi Electric Semiconductor |
27 / 51 page ![]() MITSUBISHI LSIs MITSUBISHI ELECTRIC 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM M5M4V64S30ATP-8A,-8L,-8, -10L, -10 Mar'98 SDRAM (Rev.1.3) DQM CONTROL DQM is a dual function signal defined as the data mask for writes and the output disable for reads. During writes, DQM masks input data word by word. DQM to write mask latency is 0. During reads, DQM forces output to Hi-Z word by word. DQM to output Hi-Z latency is 2. DQM Function CLK Command DQ Write D0 D2 D3 DQM READ Q0 Q1 Q3 masked by DQM=H disabled by DQM=H 27 |
Similar Part No. - M5M4V64S30ATP-8A |
|
Similar Description - M5M4V64S30ATP-8A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |