Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

M5M4V64S20ATP-8 Datasheet(PDF) 16 Page - Mitsubishi Electric Semiconductor

Part # M5M4V64S20ATP-8
Description  64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITSUBISHI [Mitsubishi Electric Semiconductor]
Direct Link  http://www.mitsubishichips.com
Logo MITSUBISHI - Mitsubishi Electric Semiconductor

M5M4V64S20ATP-8 Datasheet(HTML) 16 Page - Mitsubishi Electric Semiconductor

Back Button M5M4V64S20ATP-8 Datasheet HTML 12Page - Mitsubishi Electric Semiconductor M5M4V64S20ATP-8 Datasheet HTML 13Page - Mitsubishi Electric Semiconductor M5M4V64S20ATP-8 Datasheet HTML 14Page - Mitsubishi Electric Semiconductor M5M4V64S20ATP-8 Datasheet HTML 15Page - Mitsubishi Electric Semiconductor M5M4V64S20ATP-8 Datasheet HTML 16Page - Mitsubishi Electric Semiconductor M5M4V64S20ATP-8 Datasheet HTML 17Page - Mitsubishi Electric Semiconductor M5M4V64S20ATP-8 Datasheet HTML 18Page - Mitsubishi Electric Semiconductor M5M4V64S20ATP-8 Datasheet HTML 19Page - Mitsubishi Electric Semiconductor M5M4V64S20ATP-8 Datasheet HTML 20Page - Mitsubishi Electric Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 48 page
background image
M5M4V64S20ATP-8, -10, -12
Jan'97
Preliminary
MITSUBISHI LSIs
64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
MITSUBISHI ELECTRIC
SDRAM (Rev.0.2)
WRITE
After tRCD from the bank activation, a WRITE command can be issued. 1st input data is set at the same
cycle as the WRITE. Following (BL -1) data are written into the RAM, when the Burst Length is BL. The
start address is specified by A8-0 (x 8) / A9-0 (x 4), and the address sequence of burst data is defined by the
Burst Type. A WRITE command may be applied to any active bank, so the row precharge time (tRP) can be
hidden behind continuous input data by interleaving the multiple banks. From the last input data to the PRE
command, the write recovery time (tWR) is required. When A10 is high at a WRITE command, the auto-
precharge (WRITEA) is performed. Any command (READ, WRITE, PRE, ACT) to the same bank is inhib-
ited till the internal precharge is complete. The internal precharge begins at tWR after the last input data
cycle. The next ACT command can be issued after tRP from the internal precharge timing.
Multi Bank Interleaving WRITE (BL=4)
CLK
Command
A0-9
A10
BA0,1
DQ
ACT
Xa
Xa
00
Write
Y
00
Write
Y
0
0
10
Da0
ACT
Xb
Xb
10
0
10
tRCD
tRCD
PRE
Xa
A11
Xa
Xb
0
Xa
0
00
PRE
0
Da1
Da2
Da3
Db0
Db1
Db2
Db3
WRITE with Auto-Precharge (BL=4)
tWR
CLK
Command
A0-9
A10
BA0,1
DQ
ACT
Xa
Xa
00
Write
Y
1
00
Da0
Da1
Da2
Da3
ACT
Xa
Xa
00
Internal precharge starts
tRCD
tRP
A11
Xa
Xa
16


Similar Part No. - M5M4V64S20ATP-8

ManufacturerPart #DatasheetDescription
logo
Mitsubishi Electric Sem...
M5M4V64S20ATP-8 MITSUBISHI-M5M4V64S20ATP-8 Datasheet
1Mb / 51P
   64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-8A MITSUBISHI-M5M4V64S20ATP-8A Datasheet
1Mb / 51P
   64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-8L MITSUBISHI-M5M4V64S20ATP-8L Datasheet
1Mb / 51P
   64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
More results

Similar Description - M5M4V64S20ATP-8

ManufacturerPart #DatasheetDescription
logo
Mitsubishi Electric Sem...
M5M4V64S20ATP-8A MITSUBISHI-M5M4V64S20ATP-8A Datasheet
1Mb / 51P
   64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S30ATP-8A MITSUBISHI-M5M4V64S30ATP-8A Datasheet
1Mb / 51P
   64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S40ATP-8A MITSUBISHI-M5M4V64S40ATP-8A Datasheet
1Mb / 51P
   64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S30ATP-8 MITSUBISHI-M5M4V64S30ATP-8 Datasheet
1Mb / 48P
   64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
logo
Alliance Semiconductor ...
AS4C64M4SA-7TCN ALSC-AS4C64M4SA-7TCN Datasheet
1Mb / 55P
   64M x 4 bit Synchronous DRAM (SDRAM)
logo
NEC
UPD4564323 NEC-UPD4564323 Datasheet
1Mb / 84P
   64M-bit Synchronous DRAM 4-bank, LVTTL
logo
Elpida Memory
UPD4564163 ELPIDA-UPD4564163 Datasheet
919Kb / 85P
   64M-bit Synchronous DRAM 4-bank, LVTTL
logo
OKI electronic componet...
MD56V62400 OKI-MD56V62400 Datasheet
303Kb / 28P
   4-Bank x 4,194,304-Word x 4-Bit SYNCHRONOUS DYNAMIC RAM
logo
List of Unclassifed Man...
GLT5160L16 ETC-GLT5160L16 Datasheet
399Kb / 45P
   16M (2-Bank x 524288-Word x 16-Bit) Synchronous DRAM
logo
Mitsubishi Electric Sem...
M5M4V4S40CTP-12 MITSUBISHI-M5M4V4S40CTP-12 Datasheet
1Mb / 45P
   4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com