M5M4V64S20ATP-8 datasheet(4/48 Pages) MITSUBISHI | 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM

Part No.	M5M4V64S20ATP-8

Description	64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM

Download	48 Pages

Scroll/Zoom	100%

Manufacturer	MITSUBISHI [Mitsubishi Electric Semiconductor]

Direct Link	http://www.mitsubishichips.com

Logo

4 / 48 page

M5M4V64S20ATP-8, -10, -12

Jan'97

Preliminary

MITSUBISHI LSIs

64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM

MITSUBISHI ELECTRIC

SDRAM (Rev.0.2)

BASIC FUNCTIONS

The M5M4V64S20ATP provides basic functions, bank (row) activate, burst read / write, bank (row)

precharge, and auto / self refresh.

Each command is defined by control signals of /RAS, /CAS and /WE at CLK rising edge. In addition to 3

signals, /CS ,CKE and A10 are used as chip select, refresh option, and precharge option, respectively.

To know the detailed definition of commands, please see the command truth table.

/CS

Chip Select : L=select, H=deselect

/RAS

Command

/CAS

Command

/WE

Command

CKE

Refresh Option @refresh command

A10

Precharge Option @precharge or read/write command

CLK

define basic commands

Activate (ACT) [/RAS =L, /CAS =/WE =H]

ACT command activates a row in an idle bank indicated by BA.

Read (READ) [/RAS =H, /CAS =L, /WE =H]

READ command starts burst read from the active bank indicated by BA. First output data appears after

/CAS latency. When A10 =H at this command, the bank is deactivated after the burst read (auto-precharge,

READA).

Write (WRITE) [/RAS =H, /CAS =/WE =L]

WRITE command starts burst write to the active bank indicated by BA. Total data length to be written is

set by burst length. When A10 =H at this command, the bank is deactivated after the burst write (auto-

precharge, WRITEA).

Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]

PRE command deactivates the active bank indicated by BA. This command also terminates burst read /

write operation. When A10 =H at this command, both banks are deactivated (precharge all, PREA).

Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE =H]

REFA command starts auto-refresh cycle. Refresh address including bank address are generated inter-

nally. After this command, the banks are precharged automatically.

4

Similar Part No. - M5M4V64S20ATP-8

Manufacturer	Part No.	Datasheet	Description
Mitsubishi Electric Sem...	M5M4V64S20ATP-8	1Mb / 51P	64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
	M5M4V64S20ATP-8A	1Mb / 51P	64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
	M5M4V64S20ATP-8L	1Mb / 51P	64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM

More results

Similar Description - M5M4V64S20ATP-8

Manufacturer	Part No.	Datasheet	Description
Mitsubishi Electric Sem...	M5M4V64S20ATP-8A	1Mb / 51P	64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
	M5M4V64S30ATP-8A	1Mb / 51P	64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
	M5M4V64S30ATP-8	1Mb / 48P	64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
	M5M4V64S40ATP-8A	1Mb / 51P	64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
Alliance Semiconductor ...	AS4C64M4SA-7TCN	1Mb / 55P	64M x 4 bit Synchronous DRAM (SDRAM)
NEC	UPD4564323	1Mb / 84P	64M-bit Synchronous DRAM 4-bank, LVTTL
Elpida Memory	UPD4564163	919Kb / 85P	64M-bit Synchronous DRAM 4-bank, LVTTL
OKI electronic componet...	MD56V62400	303Kb / 28P	4-Bank x 4,194,304-Word x 4-Bit SYNCHRONOUS DYNAMIC RAM
List of Unclassifed Man...	GLT5160L16	399Kb / 45P	16M (2-Bank x 524288-Word x 16-Bit) Synchronous DRAM
Mitsubishi Electric Sem...	M5M4V4S40CTP-12	1Mb / 45P	4M (2-BANK x 131072-WORD x 16-BIT) Synchronous DRAM

More results

M5M4V64S20ATP-8 Datasheet(PDF) 4 Page - Mitsubishi Electric Semiconductor

M5M4V64S20ATP-8 Datasheet(HTML) 4 Page - Mitsubishi Electric Semiconductor

Similar Part No. - M5M4V64S20ATP-8

Similar Description - M5M4V64S20ATP-8

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL