Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HY5DU12422CLTP-X Datasheet(PDF) 12 Page - Hynix Semiconductor

Part # HY5DU12422CLTP-X
Description  512Mb DDR SDRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY5DU12422CLTP-X Datasheet(HTML) 12 Page - Hynix Semiconductor

Back Button HY5DU12422CLTP-X Datasheet HTML 8Page - Hynix Semiconductor HY5DU12422CLTP-X Datasheet HTML 9Page - Hynix Semiconductor HY5DU12422CLTP-X Datasheet HTML 10Page - Hynix Semiconductor HY5DU12422CLTP-X Datasheet HTML 11Page - Hynix Semiconductor HY5DU12422CLTP-X Datasheet HTML 12Page - Hynix Semiconductor HY5DU12422CLTP-X Datasheet HTML 13Page - Hynix Semiconductor HY5DU12422CLTP-X Datasheet HTML 14Page - Hynix Semiconductor HY5DU12422CLTP-X Datasheet HTML 15Page - Hynix Semiconductor HY5DU12422CLTP-X Datasheet HTML 16Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 31 page
background image
Rev. 1.0 / Mar. 2005
12
1
HY5DU12422C(L)TP
HY5DU12822C(L)TP
HY5DU121622C(L)TP
POWER-UP SEQUENCE AND DEVICE INITIALIZATION
DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those
specified may result in undefined operation. Power must first be applied to VDD, then to VDDQ, and finally to VREF
(and to the system VTT). VTT must be applied after VDDQ to avoid device latch-up, which may cause permanent dam-
age to the device. VREF can be applied anytime after VDDQ, but is expected to be nominally coincident with VTT.
Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL_2 input, but will detect an
LVCMOS LOW level after VDD is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to
guarantee that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal oper-
ation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR
SDRAM requires a 200us delay prior to applying an executable command.
Once the 200us delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be
brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a EXTENDED
MODE REGISTER SET command should be issued for the Extended Mode Register, to enable the DLL, then a MODE
REGISTER SET command should be issued for the Mode Register, to reset the DLL, and to program the operating
parameters. After the DLL reset, tXSRD(DLL locking time) should be satisfied for read command. After the Mode Reg-
ister set command, a PRECHARGE ALL command should be applied, placing the device in the all banks idle state.
Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a MODE REGISTER SET command
for the Mode Register, with the reset DLL bit deactivated low (i.e. to program operating parameters without resetting
the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.
1. Apply power - VDD, VDDQ, VTT, VREF in the following power up sequencing and attempt to maintain CKE at LVC-
MOS low state. (All the other input pins may be undefined.)
• VDD and VDDQ are driven from a single power converter output.
• VTT is limited to 1.44V (reflecting VDDQ(max)/2 + 50mV VREF variation + 40mV VTT variation.
• VREF tracks VDDQ/2.
• A minimum resistance of 42 Ohms (22 ohm series resistor + 22 ohm parallel resistor - 5% tolerance) limits the
input current from the VTT supply into any pin.
• If the above criteria cannot be met by the system design, then the following sequencing and voltage relation-
ship must be adhered to during power up.
2. Start clock and maintain stable clock for a minimum of 200usec.
3. After stable power and clock, apply NOP condition and take CKE high.
4. Issue Extended Mode Register Set (EMRS) to enable DLL.
5. Issue Mode Register Set (MRS) to reset DLL and set device to idle state with bit A8=high. (An additional 200
cycles(tXSRD) of clock are required for locking DLL)
6. Issue Precharge commands for all banks of the device.
7.
Issue 2 or more Auto Refresh commands.
8. Issue a Mode Register Set command to initialize the mode register with bit A8 = Low
Voltage description
Sequencing
Voltage relationship to avoid latch-up
VDDQ
After or with VDD
< VDD + 0.3V
VTT
After or with VDDQ
< VDDQ + 0.3V
VREF
After or with VDDQ
< VDDQ + 0.3V


Similar Part No. - HY5DU12422CLTP-X

ManufacturerPart #DatasheetDescription
Hynix Semiconductor
Hynix Semiconductor
HY5DU12422CLFP HYNIX-HY5DU12422CLFP Datasheet
2Mb / 31P
   512Mb DDR SDRAM
HY5DU12422CLFP HYNIX-HY5DU12422CLFP Datasheet
829Kb / 35P
   128Mb DDR SDRAM
More results

Similar Description - HY5DU12422CLTP-X

ManufacturerPart #DatasheetDescription
Hynix Semiconductor
Hynix Semiconductor
HY5DU12822B HYNIX-HY5DU12822B Datasheet
396Kb / 37P
   512Mb DDR SDRAM
H5DU5182EFR-FAC HYNIX-H5DU5182EFR-FAC Datasheet
523Kb / 30P
   512Mb DDR SDRAM
HY5DU12822DT-D43 HYNIX-HY5DU12822DT-D43 Datasheet
1Mb / 29P
   512Mb DDR SDRAM
HY5DU12422BT HYNIX-HY5DU12422BT_06 Datasheet
692Kb / 31P
   512Mb DDR SDRAM
H5DU5182ETR-FAC HYNIX-H5DU5182ETR-FAC Datasheet
352Kb / 29P
   512Mb DDR SDRAM
H5DU5182ETR-FAI HYNIX-H5DU5182ETR-FAI Datasheet
353Kb / 29P
   512Mb DDR SDRAM
HY5DU12422AT HYNIX-HY5DU12422AT Datasheet
381Kb / 33P
   512Mb DDR SDRAM
HY5DU12422C HYNIX-HY5DU12422C_06 Datasheet
2Mb / 31P
   512Mb DDR SDRAM
HY5DU12822DFP-D43 HYNIX-HY5DU12822DFP-D43 Datasheet
468Kb / 29P
   512Mb DDR SDRAM
HY5DU12822DFP-D43I HYNIX-HY5DU12822DFP-D43I Datasheet
466Kb / 29P
   512Mb DDR SDRAM
H5DU5182EFR-FAJ HYNIX-H5DU5182EFR-FAJ Datasheet
511Kb / 30P
   512Mb DDR SDRAM
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com  |   allmanual.com