Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX5855 Datasheet(PDF) 82 Page - Maxim Integrated Products

Part No. MAX5855
Description  16-Bit, 4.9Gsps Wideband Interpolating and Modulating RF DAC with JESD204B Interface
Download  128 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

MAX5855 Datasheet(HTML) 82 Page - Maxim Integrated Products

Zoom Inzoom in Zoom Outzoom out
 82 / 128 page
background image
BIT
23
22
21
20
19
18
17
16
Field
SyncInit
SyncPol
Reset
0x0
0x0
Access
Type
Write, Read
Write, Read
BIT
15
14
13
12
11
10
9
8
Field
IgnDisp
ScrmD
Reset
0x0
0x0
Access
Type
Write, Read
Write, Read
BIT
7
6
5
4
3
2
1
0
Field
DDiv[1:0]
Subclass[1:0]
RstSRL
RstILA
Reset
0x0
0x0
0x0
0x0
Access
Type
Write, Read
Write, Read
Write, Read
Write, Read
BITFIELD
BITS
DESCRIPTION
DECODE
SyncInit
17
Out-of-reset value for SYNC~
0: RxLink SYNC~ initial value is 0
1: RxLink SYNC~ initial value is 1
SyncPol
16
SYNCN polarity control
0: RxLink SYNC~ error reporting is active-low,
which includes both resynchronization request
and error reporting; normal state is high and
resync request/error state is low per JESD204B
standard
1: RxLink SYNC~ error reporting is active-high,
which includes both resynchronization request
and error reporting; normal state is low and
resync request/error state is high
IgnDisp
9
Running Disparity errors ignore for data
processing control
0: Running Disparity errors are not ignored
1: Running Disparity errors are ignored
ScrmD
8
Descrambler disable control
0: Descrambling is enabled
1: Descrambling is disabled
DDiv
5:4
Device Clock to Frame Clock ratio select
0: Device Clock to Frame Clock ratio is 1
1: Device Clock to Frame Clock ratio is 2
2: Device Clock to Frame Clock ratio is 4
3: Device Clock to Frame Clock ratio is 8
Subclass
3:2
JESD204B subclass
0: Subclass 0
1: Subclass 1 (Not supported)
2: Subclass 2 (Not supported)
3: Reserved
RstSRL
1
Soft Reset to clear all Status Registers
Latched, active-high
0: Latched statuses are not cleared
1: Latched statuses are cleared
RstILA
0
Soft Reset for ILA engine, active-high
0: ILA engine is not reset
1: ILA engine is reset
MAX5855
16-Bit, 4.9Gsps Wideband Interpolating
and Modulating RF DAC with JESD204B Interface
www.maximintegrated.com
Maxim Integrated | 82


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn