Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SN74LV165A Datasheet(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Part No. SN74LV165A
Description  PARALLEL-LOAD 8-BIT SHIFT REGISTERS
Download  17 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

SN74LV165A Datasheet(HTML) 6 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
SN54LV165A, SN74LV165A
PARALLELLOAD 8BIT SHIFT REGISTERS
SCLS402K − APRIL 1998 − REVISED APRIL 2005
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, VCC = 2.5 V ± 0.2 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV165A
SN74LV165A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration
CLK high or low
8.5
9
9
ns
tw
Pulse duration
SH/LD low
11
13
13
ns
SH/LD high before CLK
7
8.5
8.5
tsu
Setup time
SER before CLK
8.5
9.5
9.5
ns
tsu
Setup time
CLK INH before CLK
7
7
7
ns
Data before SH/LD
11.5
12
12
SER data after CLK
−1
0
0
th
Hold time
Parallel data after SH/LD
0
0.5
0.5
ns
th
Hold time
SH/LD high after CLK
0
0
0
ns
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV165A
SN74LV165A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration
CLK high or low
6
7
7
ns
tw
Pulse duration
SH/LD low
7.5
9
9
ns
SH/LD high before CLK
5
6
6
tsu
Setup time
SER before CLK
5
6
6
ns
tsu
Setup time
CLK INH before CLK
5
5
5
ns
Data before SH/LD
7.5
8.5
8.5
SER data after CLK
0
0
0
th
Hold time
Parallel data after SH/LD
0.5
0.5
0.5
ns
th
Hold time
SH/LD high after CLK
0
0
0
ns
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
SN54LV165A
SN74LV165A
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
tw
Pulse duration
CLK high or low
4
4
4
ns
tw
Pulse duration
SH/LD low
5
6
6
ns
SH/LD high before CLK
4
4
4
tsu
Setup time
SER before CLK
4
4
4
ns
tsu
Setup time
CLK INH before CLK
3.5
3.5
3.5
ns
Data before SH/LD
5
5
5
SER data after CLK
0.5
0.5
0.5
th
Hold time
Parallel data after SH/LD
1
1
1
ns
th
Hold time
SH/LD high after CLK
0.5
0.5
0.5
ns
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn