Electronic Components Datasheet Search |
|
NT5CC128M16JR-EK Datasheet(PDF) 1 Page - Nanya Technology Corporation. |
|
NT5CC128M16JR-EK Datasheet(HTML) 1 Page - Nanya Technology Corporation. |
1 / 157 page Version 1.5 1 Nanya Technology Cooperation © 04/2019 All Rights Reserved. NTC Proprietary Level: Property DDR3(L)-2Gb J-Die NT5CB(C)256M8JQ/NT5CB(C)128M16JR Commercial and Industrial DDR3(L) 2Gb SDRAM Basis DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/ ) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and Self Refresh Modes Power Saving Mode - Power Down Mode Programmable Functions Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termination - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm ± 1%) Signal Synchronization - Write Leveling via MR settings 5 - Read Leveling via MPR Interface and Power Supply - SSTL_15 for DDR3:VDD/VDDQ=1.5V(±0.075V) - SSTL_1353 for DDR3L:VDD/VDDQ=1.35V(-0.067/+0.1V) Features Speed Grade (CL-TRCD-TRP) 1 - 2133 Mbps / 14-14-14 - 1866 Mbps / 13-13-13 - 1600 Mbps / 11-11-11 Package Informatiom Lead-free RoHS compliance and Halogen-free TFBGA Package Length x Width (mm) Ball pitch (mm) 78-Ball 7.50 x 10.50 0.80 96-Ball 7.50 x 13.00 0.80 Option s NTC has the rights to change any specifications or product without notification. Temperature Range (Tc) 3,6 - Commercial Grade : 0℃~95℃ - Quasi Industrial Grade (-T) : -40℃~95℃ - Industrial Grade (-I) : -40℃~95℃ Density and Addressing Organization 256Mb x 8 128Mb x 16 Bank Address BA0 – BA2 BA0 – BA2 Auto precharge A10 / AP A10 / AP BL switch on the fly A12 / A12 / Row Address A0 – A14 A0 – A13 Column Address A0 – A9 A0 – A9 Page Size 1KB 2KB tREFI(us) 3 Tc<=85℃:7.8, Tc>85℃:3.9 tRFC(ns) 4 160ns NOTE 1 Please refer to ordering information for the detail. NOTE 2 1.35V DDR3L are backward compatible to 1.5V DDR3 parts. Please refer to page 5 operating frequency table.1.35V DDR3L-RS parts are exceptional and unallowable to be compatible to 1.35V DDR3L and 1.5V DDR3 parts. NOTE 3 If TC exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9us interval refresh rate. Extended SRT or ASR must be enabled. NOTE 4 Violating tRFC specification will induce malfunction. NOTE 5 Only Support prime DQ ’s feedback for each byte lane. NOTE 6 When operate above 95℃,AC/DC will be derated (increased) and reliability may be affected. CAS Latency (6/7/8/9/10/11/13/14) CAS Write Latency (5/6/7/8/9/10) Additive Latency (0/CL-1/CL-2) Write Recovery Time (5/6/7/8/10/12/14/16) Burst Type (Sequential/Interleaved) Burst Length (BL8/BC4/BC4 or 8 on the fly) Self RefreshTemperature Range(Normal/Extended) Output Driver Impedance (34/40) On-Die Termination of Rtt_Nom(20/30/40/60/120) On-Die Termination of Rtt_WR(60/120) Precharge Power Down (slow/fast) |
Similar Part No. - NT5CC128M16JR-EK |
|
Similar Description - NT5CC128M16JR-EK |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |