CY7C1041V33
4
Switching Characteristics[4] Over the Operating Range
1041V33-12
1041V33-15
1041V33-17
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Unit
READ CYCLE
tRC
Read Cycle Time
12
15
17
ns
tAA
Address to Data Valid
12
15
17
ns
tOHA
Data Hold from Address Change
3
33
ns
tACE
CE LOW to Data Valid
12
15
17
ns
tDOE
OE LOW to Data Valid
67
8
ns
tLZOE
OE LOW to Low Z
0
00
ns
tHZOE
OE HIGH to High Z[5, 6]
67
7
ns
tLZCE
CE LOW to Low Z[6]
3
33
ns
tHZCE
CE HIGH to High Z[5, 6]
67
7
ns
tPU
CE LOW to Power-Up
0
00
ns
tPD
CE HIGH to Power-Down
12
15
17
ns
tDBE
Byte Enable to Data Valid
67
7
ns
tLZBE
Byte Enable to Low Z
0
00
ns
tHZBE
Byte Disable to High Z
67
8
ns
WRITE CYCLE[7, 8]
tWC
Write Cycle Time
12
15
17
ns
tSCE
CE LOW to Write End
10
12
12
ns
tAW
Address Set-Up to Write End
10
12
12
ns
tHA
Address Hold from Write End
0
00
ns
tSA
Address Set-Up to Write Start
0
00
ns
tPWE
WE Pulse Width
10
12
12
ns
tSD
Data Set-Up to Write End
7
89
ns
tHD
Data Hold from Write End
0
00
ns
tLZWE
WE HIGH to Low Z[6]
3
33
ns
tHZWE
WE LOW to High Z[5, 6]
67
8
ns
tBW
Byte Enable to End of Write
10
12
12
ns
Shaded areas contain preliminary information.
Notes:
4.
Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOL/IOH and 30-pF load capacitance.
5.
tHZOE, tHZCE, and tHZWE are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
6.
At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device.
7.
The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WEmust be LOW to initiate a write, and the transition of either of these
signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
8.
The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of tHZWE and tSD.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
