Electronic Components Datasheet Search |
|
S75PL127JCEBFWB0 Datasheet(PDF) 8 Page - SPANSION |
|
S75PL127JCEBFWB0 Datasheet(HTML) 8 Page - SPANSION |
8 / 183 page 8 S75PL127J MCPs S75PL127J_00_A1_E January 6, 2005 Advance Info rmation Pin Description Amax–A0 = Address Inputs DQ15–DQ0 = 16 Data Inputs/Outputs (Common) F1-CE# = Chip Enable for PL F2-CE = Chip Enable for GL = R-CE#1 = Chip Enable 1 (pSRAM) R-CE#2 = Chip Enable 2 (pSRAM) OE# = Output Enable (Common) WE# = Write Enable (Common) RY/BY# = Ready/Busy Output (Flash) R-UB# = Upper Byte Control (pSRAM) R-LB# = Lower Byte Control (pSRAM) F-RST# = Hardware Reset Pin (Flash) F1-WP#/ACC = Hardware Write Protect /Acceleration Pin (PL) Hardware Write Protect/Acceleration Pin (GL) Should be tied to Vcc F-VCC = Flash 3.0 volt-only single power supply R-VCCs = pSRAM Power Supply VSS = Device Ground (Common) DNU = Do Not Use |
Similar Part No. - S75PL127JCEBFWB0 |
|
Similar Description - S75PL127JCEBFWB0 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |