Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

XC7445B Datasheet(PDF) 18 Page - Freescale Semiconductor, Inc

Part # XC7445B
Description  RISC Microprocessor Hardware Specifications
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

XC7445B Datasheet(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button XC7445B Datasheet HTML 14Page - Freescale Semiconductor, Inc XC7445B Datasheet HTML 15Page - Freescale Semiconductor, Inc XC7445B Datasheet HTML 16Page - Freescale Semiconductor, Inc XC7445B Datasheet HTML 17Page - Freescale Semiconductor, Inc XC7445B Datasheet HTML 18Page - Freescale Semiconductor, Inc XC7445B Datasheet HTML 19Page - Freescale Semiconductor, Inc XC7445B Datasheet HTML 20Page - Freescale Semiconductor, Inc XC7445B Datasheet HTML 21Page - Freescale Semiconductor, Inc XC7445B Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 64 page
background image
MPC7455 RISC Microprocessor Hardware Specifications, Rev. 4.1
18
Freescale Semiconductor
Electrical and Thermal Characteristics
Figure 4 provides the AC test load for the MPC7455.
Figure 4. AC Test Load
SYSCLK to ARTRY/SHD0/SHD1 high impedance after
precharge
tKHARPZ
—2
t
SYSCLK
3, 5,
6, 7
Notes:
1. All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input
SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the signal
in question. All output timings assume a purely resistive 50-
Ω load (see Figure 4). Input and output timings are measured at
the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. The symbology used for timing specifications herein follows the pattern of t(signal)(state)(reference)(state) for inputs and
t(reference)(state)(signal)(state) for outputs. For example, tIVKH symbolizes the time input signals (I) reach the valid state (V)
relative to the SYSCLK reference (K) going to the high (H) state or input setup time. And tKHOV symbolizes the time from
SYSCLK(K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read as the time that the
input signal (I) went invalid (X) with respect to the rising clock edge (KH) (note the position of the reference and its state for
inputs) and output hold time can be read as the time from the rising edge (KH) until the output went invalid (OX).
3. tsysclk is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of
SYSCLK to compute the actual time duration (in ns) of the parameter in question.
4. According to the bus protocol, TS is driven only by the currently active bus master. It is asserted low then precharged high
before returning to high impedance as shown in Figure 6. The nominal precharge width for TS is 0.5
× tSYSCLK, that is, less
than the minimum tSYSCLK period, to ensure that another master asserting TS on the following clock will not contend with the
precharge. Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge. The
high-impedance behavior is guaranteed by design.
5. Guaranteed by design and not tested.
6. According to the bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately following
AACK. Bus contention is not an issue because any master asserting ARTRY will be driving it low. Any master asserting it low
in the first clock following AACK will then go to high impedance for one clock before precharging it high during the second
cycle after the assertion of AACK. The nominal precharge width for ARTRY is 1.0 tSYSCLK; that is, it should be high
impedance as shown in Figure 6 before the first opportunity for another master to assert ARTRY. Output valid and output
hold timing is tested for the signal asserted. The high-impedance behavior is guaranteed by design.
7. According to the MPX bus protocol, SHD0 and SHD1 can be driven by multiple bus masters beginning the cycle of TS. Timing
is the same as ARTRY, that is, the signal is high impedance for a fraction of a cycle, then negated for up to an entire cycle
(crossing a bus cycle boundary) before being three-stated again. The nominal precharge width for SHD0 and SHD1 is 1.0
tSYSCLK. The edges of the precharge vary depending on the programmed ratio of core-to-bus (PLL configurations).
8. BMODE[0:1] and BVSEL are mode select inputs and are sampled before and after HRESET negation. These paramenters
represent the input setup and hold times for each sample. These values are guaranteed by design and not tested. These
inputs must remain stable after the second sample. See Figure 5 for sample timing.
Table 9. Processor Bus AC Timing Specifications 1 (continued)
At recommended operating conditions. See Table 4.
Parameter
Symbol 2
All Speed Grades
Unit
Notes
Min
Max
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω


Similar Part No. - XC7445B

ManufacturerPart #DatasheetDescription
logo
Torex Semiconductor
XC74UH TOREX-XC74UH Datasheet
63Kb / 1P
   XC74UH
XC74UH00AAM TOREX-XC74UH00AAM Datasheet
63Kb / 1P
   XC74UH
XC74UH02AAM TOREX-XC74UH02AAM Datasheet
63Kb / 1P
   XC74UH
XC74UH04AAM TOREX-XC74UH04AAM Datasheet
63Kb / 1P
   XC74UH
XC74UH08AAM TOREX-XC74UH08AAM Datasheet
63Kb / 1P
   XC74UH
More results

Similar Description - XC7445B

ManufacturerPart #DatasheetDescription
logo
Freescale Semiconductor...
XPC7445 FREESCALE-XPC7445 Datasheet
336Kb / 12P
   RISC Microprocessor Hardware Specifications
KMC7448HX1700LD FREESCALE-KMC7448HX1700LD Datasheet
754Kb / 60P
   RISC Microprocessor Hardware Specifications
MPC7410 FREESCALE-MPC7410_1 Datasheet
865Kb / 56P
   RISC Microprocessor Hardware Specifications
logo
NXP Semiconductors
MPC755EC NXP-MPC755EC Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
Rev. 8, 02/2006
logo
Motorola, Inc
MPC755 MOTOROLA-MPC755 Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
logo
Freescale Semiconductor...
MPC7457EC FREESCALE-MPC7457EC Datasheet
1Mb / 68P
   RISC Microprocessor Hardware Specifications
logo
NXP Semiconductors
MPC7447AEC NXP-MPC7447AEC Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
Rev. 5, 01/2006
logo
Freescale Semiconductor...
MPC7447A FREESCALE-MPC7447A_06 Datasheet
1Mb / 56P
   RISC Microprocessor Hardware Specifications
MPC7448 FREESCALE-MPC7448 Datasheet
1Mb / 60P
   RISC Microprocessor Hardware Specifications
MPC7448EC FREESCALE-MPC7448EC Datasheet
753Kb / 60P
   RISC Microprocessor Hardware Specifications
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com