Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CY28409 Datasheet(PDF) 9 Page - Cypress Semiconductor

Part No. CY28409
Description  Clock Synthesizer with Differential SRC and CPU Outputs
Download  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CYPRESS [Cypress Semiconductor]
Homepage  http://www.cypress.com
Logo 

CY28409 Datasheet(HTML) 9 Page - Cypress Semiconductor

Zoom Inzoom in Zoom Outzoom out
 9 / 18 page
background image
CY28409
Document #: 38-07445 Rev. *B
Page 9 of 18
PD# Deassertion
The power-up latency between PD# rising to a valid logic ‘1’
level and the starting of all clocks is less than 1.8 ms.
PD#
3V66, 66MHz
USB, 48MHz
PCI, 33MHz
REF
SRCT 100MHz
SRCC 100MHz
CPUC, 133MHz
CPUT, 133MHz
Figure 3. Power-down Assertion Timing Waveform
REF
Tdrive_PW RDN#
<300
µS, >200mV
PD#
CPUC, 133MHz
CPUT, 133MHz
SRCC 100MHz
3V66, 66MHz
USB, 48MHz
PCI, 33MHz
SRCT 100MHz
Tstable
<1.8nS
Figure 4. Power-down Deassertion Timing Waveform


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn