Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MSM80C85AHRS Datasheet(PDF) 4 Page - OKI electronic componets

Part No. MSM80C85AHRS
Description  8-Bit CMOS MICROPROCESSOR
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

MSM80C85AHRS Datasheet(HTML) 4 Page - OKI electronic componets

  MSM80C85AHRS Datasheet HTML 1Page - OKI electronic componets MSM80C85AHRS Datasheet HTML 2Page - OKI electronic componets MSM80C85AHRS Datasheet HTML 3Page - OKI electronic componets MSM80C85AHRS Datasheet HTML 4Page - OKI electronic componets MSM80C85AHRS Datasheet HTML 5Page - OKI electronic componets MSM80C85AHRS Datasheet HTML 6Page - OKI electronic componets MSM80C85AHRS Datasheet HTML 7Page - OKI electronic componets MSM80C85AHRS Datasheet HTML 8Page - OKI electronic componets MSM80C85AHRS Datasheet HTML 9Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 29 page
background image
4/29
¡ Semiconductor
MSM80C85AHRS/GS/JS
MSM80C85AH FUNCTIONAL PIN DEFINITION
The following describes the function of each pin:
A0 - A7
(Input/Output)
3-state
A8 - A15
(Output, 3-state)
Multiplexed Address/Data Bus: Lower 8-bits of the memory address (or I/O address) appear on
the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during
the second and third clock cycles.
Address Bus: The most significant 8-bits of the memory address or the 8-bits of the I/O address,
3-stated during Hold and Halt modes and during RESET.
Symbol
Function
ALE
(Output)
Address Latch Enable: It occurs during the first clock state of a machine cycle and enables address to
get latched into the on-chip latch peripherals. The falling edge of ALE is set to guarantee setup and
hold times for the address information. The falling edge ALE can also be used to strobe the status
information ALE is never 3-state.
S0 , S1 , IO/M
(Output)
Machine cycle status:
IO/M S1 S0
States
S1 can be used as an advanced R/W status. IO/M, S0 and S1 become valid at the beginning of
a machine cycle and remain stable throughout the cycle. The falling edge of ALE may be used to latch
the state of these lines.
RD
(Output, 3-state)
READ control: A low level on RD indicates the selected memory or I/O device is to be read that
the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.
WR
(Output, 3-state)
WRITE control: A low level on WR indicates the data on the Data Bus is to be written into the selected
memory or I/O location. Data is set up at the trailing edge of WR, 3-stated during Hold and Halt
modes and during RESET.
READY
(Input)
If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to
send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY
to go high before completing the read or write cycle READY must conform to specified setup and
hold times.
HOLD
(Input)
HLDA
(Output)
HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will
relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed.
The cpu takes the bus one half clock cycle after HLDA goes low.
HOLD indicates that another master is requesting the use of the address and data buses.
The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion
of the current bus transfer. Internal processing can continue. The processor can regain the bus only
after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, RD, WR, and IO/M
lines are 3-stated. And status of power down is controlled by HOLD.
INTR
(Output)
INTERRUPT REQUEST: Is used as a general purpose interrupt. It is sampled on during the next to
the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program
Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle
a RESTART or CALL instruction can be inserted to jump to the interrupt service routine.
The INTR is enabled and disabled by software. It is disabled by Reset and immediately after
an interrupt is accepted. Power down mode is reset by INTR.
INTA
(Output)
INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) RD during
the instruction cycle after an INTR is accepted.
RST 5.5
RST 6.5
RST 7.5
(Input)
RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause
an internal RESTART to be automatically inserted.
The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority
than INTR. In addition, they may be individually masked out using the SIM instruction.
Power down mode is reset by these interrupts.
TRAP
(Input)
Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same timing as INTR or
RST 5.5 - 7.5. It is unaffected by any mask or Interrupt Disable. It has the highest priority of any
interrupt. (See Table 1.) Power down mode is reset by input of TRAP.
0
0
1
1
0
0
1
0
1
1
1
0
1
0
1
Memory write
Memory read
I/O write
I/O read
Opcode fetch
IO/M S1 S0
States
1
.
.
.
1
0
¥
¥
1
0
¥
¥
Interrupt Acknowledge
Halt
= 3-state
Hold
(high impedance)
Reset ¥ = unspecified


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29 


Datasheet Download

Go To PDF Page

Related Electronics Part Number

Part No.DescriptionHtml ViewManufacturer
TMPZ84C01F CMOS Z80 8-BIT MICROPROCESSOR 1  2  3  4  5  More Toshiba Semiconductor
EM78P153E EM78P153E is an 8-bit microprocessor with low-power and high-speed CMOS technology 1  2  3  4  5  More ELAN Microelectronics Corp
CDP1805AC CMOS 8-Bit Microprocessor with On-Chip RAM and Counter/Timer 1  2  3  4  5  More Intersil Corporation
HS-80C85RH Radiation Hardened 8-Bit CMOS Microprocessor 1  2  3  4  5  More Intersil Corporation
MSM80C88A-10RS 8-Bit CMOS MICROPROCESSOR 1  2  3  4  5  More OKI electronic componets
G65SC02 CMOS G65SC02-A 8-BIT MICROPROCESSOR 1  2  3  4  5  More California Micro Devices Corp
EM78P156E 8-bit microprocessor with low-power and high-speed CMOS technology 1  2  3  4  5  More ELAN Microelectronics Corp
LEM78P153 8-bit microprocessor with low-power and high-speed CMOS technology 1  2  3  4  5  More ELAN Microelectronics Corp
EM78P156EH 8-bit microprocessor with low-power and high-speed CMOS technology 1  2  3  4  5  More ELAN Microelectronics Corp

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn