ISP1161A datasheet(64/134 Pages) PHILIPS

Part #	ISP1161A

Description	Full-speed Universal Serial Bus single-chip host and device controller

Download	134 Pages

Scroll/Zoom	100%

Manufacturer	PHILIPS [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

64 / 134 page

Philips Semiconductors

ISP1161A

Full-speed USB single-chip host and device controller

Product data

Rev. 03 — 23 December 2004

64 of 134

9397 750 13962

2

PSS

(read) PortSuspendStatus: This bit indicates whether the port is

suspended or in the resume sequence. It is set by a

SetSuspendState write and cleared when

PortSuspendStatusChange is set at the end of the resume

interval. This bit cannot be set if CurrentConnectStatus is cleared.

This bit is also cleared when PortResetStatusChange is set at the

end of the port reset or when the HC is placed in the USBResume

state. If an upstream resume is in progress, it is propagated to the

HC.

0 — port is not suspended

1 — port is suspended

(write) SetPortSuspend: The HCD sets the PortSuspendStatus

bit by writing logic 1 to this bit. Writing logic 0 has no effect. If

CurrentConnectStatus is cleared, this write action does not set

PortSuspendStatus; instead it sets ConnectStatusChange. This

informs the driver that it attempted to suspend a disconnected

port.

1

PES

(read) PortEnableStatus: This bit indicates whether the port is

enabled or disabled. The Root Hub can clear this bit when an

overcurrent condition, disconnect event, switched-off power, or

operational bus error such as babble is detected. This change also

causes PortEnabledStatusChange to be set. The HCD sets this bit

by writing SetPortEnable and clears it by writing ClearPortEnable.

This bit cannot be set when CurrentConnectStatus is cleared. This

bit is also set at the completion of a port reset when

ResetStatusChange is set or port is suspended when

SuspendStatusChange is set.

0 — port is disabled

1 — port is enabled

(write) SetPortEnable: The HCD sets PortEnableStatus by writing

logic 1. Writing logic 0 has no effect. If CurrentConnectStatus is

cleared, this write does not set PortEnableStatus, but instead sets

ConnectStatusChange. This informs the driver that it attempted to

enable a disconnected port.

0

CCS

(read) CurrentConnectStatus: This bit reﬂects the current state

of the downstream port.

0 — no device connected

1 — device connected

(write) ClearPortEnable: The HCD writes logic 1 to this bit to clear

the PortEnableStatus bit. Writing logic 0 has no effect.

CurrentConnectStatus is not affected by any write.

Remark: This bit always reads logic 1 when the attached device is

nonremovable (DeviceRemoveable[NDP]).

Table 35:

HcRhPortStatus[1:2] register: bit description…continued

Bit

Symbol

Description

Similar Part No. - ISP1161A

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	ISP1161A1	599Kb / 136P	Universal Serial Bus single-chip host and device controller Rev. 03-23 December 2004
	ISP1161A1BD	599Kb / 136P	Universal Serial Bus single-chip host and device controller Rev. 03-23 December 2004
	ISP1161A1BM	599Kb / 136P	Universal Serial Bus single-chip host and device controller Rev. 03-23 December 2004
List of Unclassifed Man...	ISP1161A1BMUM	614Kb / 137P	As from August 2nd 2008, the wireless operations of NXP have moved to a new company, ST-NXP Wireless

More results

Similar Description - ISP1161A

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	ISP1161	2Mb / 127P	Full-speed Universal Serial Bus single-chip host and device controller Rev. 01-3 July 2001
	ISP1161A1	599Kb / 136P	Universal Serial Bus single-chip host and device controller Rev. 03-23 December 2004
	ISP1181	1Mb / 69P	Full-speed Universal Serial Bus interface device Rev. 01-13 March 2000
	ISP1562	442Kb / 98P	Hi-Speed Universal Serial Bus PCI Host Controller Rev. 01-14 July 2005
	ISP1563	481Kb / 107P	Hi-Speed Universal Serial Bus PCI Host Controller Rev. 01-14 July 2005
	SAF1562	454Kb / 97P	Hi-Speed Universal Serial Bus PCI Host Controller Rev. 01-7 February 2007
	ISP1181A	341Kb / 70P	Full-speed Universal Serial Bus peripheral controller Rev. 05-08 December 2004
	ISP1181B	341Kb / 70P	Full-speed Universal Serial Bus peripheral controller Rev. 02-07 December 2004
	ISP1160	1Mb / 88P	Embedded Universal Serial Bus Host Controller Rev. 04-04 July 2003
	ISP1760	449Kb / 105P	Hi-Speed Universal Serial Bus host controller for embedded applications Rev. 01-8 November 2004

More results

ISP1161A Datasheet(PDF) 64 Page - NXP Semiconductors

ISP1161A Datasheet(HTML) 64 Page - NXP Semiconductors

Similar Part No. - ISP1161A

Similar Description - ISP1161A

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL