Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DSM2180F315K6 Datasheet(PDF) 10 Page - STMicroelectronics

Part # DSM2180F315K6
Description  DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply)
Download  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

DSM2180F315K6 Datasheet(HTML) 10 Page - STMicroelectronics

Back Button DSM2180F315K6 Datasheet HTML 6Page - STMicroelectronics DSM2180F315K6 Datasheet HTML 7Page - STMicroelectronics DSM2180F315K6 Datasheet HTML 8Page - STMicroelectronics DSM2180F315K6 Datasheet HTML 9Page - STMicroelectronics DSM2180F315K6 Datasheet HTML 10Page - STMicroelectronics DSM2180F315K6 Datasheet HTML 11Page - STMicroelectronics DSM2180F315K6 Datasheet HTML 12Page - STMicroelectronics DSM2180F315K6 Datasheet HTML 13Page - STMicroelectronics DSM2180F315K6 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 63 page
background image
DSM2180F3
10/63
Table 3. Pin Description
Pin Name
Type
Description
ADIO0-15
In
Sixteen address inputs from the DSP.
CNTL0
In
Active low write strobe input (WR) from the DSP
CNTL1
In
Active low read strobe input (RD) from the DSP.
CNTL2
In
Active low Byte Memory Select (BMS) signal from the DSP.
Reset
In
Active low reset input from system. Resets DSM I/O Ports, Page Register contents, and other
DSM configuration registers. Must be logic Low at Power-up.
PA0-7
I/O
Eight data bus signals connected to DSP pins D8 - D15.
PB0-7
I/O
Eight configurable Port B signals with the following functions:
1. MCU I/O – DSP may write or read pins directly at runtime with csiop registers.
2. CPLD Output Macrocell (McellAB0-7 or McellBC0-7) outputs.
3. Inputs to the PLDs (Input Macrocells).
Note: Each of the four Port B signals PB0-PB3 may be configured at run-time as either standard
CMOS or for high slew rate. Each of the four Port B signals PB3-PB7 may be configured at
run-time as either standard CMOS or Open Drain Outputs.
PC0-7
I/O
Eight configurable Port C signals with the following functions:
1. MCU I/O – DSP may write or read pins directly at runtime with csiop registers.
2. CPLD Output Macrocell (McellBC0-7) output.
3. Input to the PLDs (Input Macrocells).
4. Pins PC0, PC1, PC5, and PC6 can optionally form the JTAG IEEE-1149.1 ISP serial
interface as signals TMS, TCK, TDI, and TDO respectively.
5. Pins PC3 and PC4 can optionally form the enhanced JTAG signals TSTAT and TERR
respectively. Reduces ISP programming time by up to 30% when used in addition to the
standard four JTAG signals: TDI, TDO, TMS, TCK.
6. Pin PC3 can optionally be configured as the Ready/Busy output to indicate Flash memory
programming status during parallel programming. May be polled by DSP or used as DSP
interrupt to indicate when Flash memory byte programming or erase operations are
complete.
Note 1: Port C pin PC2 input (or any PLD input pin) can be connected to DSP D18 output which
functions as DSP address A16 in DSP Full Memory Mode. See Figure 6.
Note 2: Port C pin PC7 input (or any PLD input pin) can be connected to DSP D19 output which
functions as DSP address A17 in DSP Full Memory Mode. See Figure 6.
Note 3: When used as general I/O, each of the eight Port C signals may be configured at run-time
as either standard CMOS or Open Drain Outputs.
Note 4: The JTAG ISP pins may be multiplexed with other I/O functions.
PD0-2
I/O
Three configurable Port D signals with the following functions:
1. MCU I/O – DSP may write or read pins directly at runtime with csiop registers.
2. Input to the PLDs (no associated Input Macrocells, routes directly into PLDs).
3. CPLD output (External Chip Select). Does not consume Output Macrocells.
4. Pin PD1 can optionally be configured as CLKIN, a common clock input to PLD.
5. Pin PD2 can optionally be configured as CSI, an active low Chip Select Input to select Flash
memory. Flash memory is disabled to conserve more power when CSI is logic high. Can
connect CSI to ADSP-218X PWDACK output signal.
Note 1: It is recommended to connect Port D pin PD0 input to DSP IOMS output which is the
active low I/O Memory Select strobe. See Figure 6.
Note 2: It is recommended to connect Port D pin PD1 input to DSP DMS output which is the active
low Data Memory Select strobe. See Figure 6.
Note 3: It is recommended to connect Port D pin PD2 input to DSP PWDACK output if the DSP
Power Down mode is used. See Figure 6.
VCC
Supply Voltage
GND
Ground pins


Similar Part No. - DSM2180F315K6

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
DSM2180F315K6 STMICROELECTRONICS-DSM2180F315K6 Datasheet
690Kb / 63P
   DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (3.3V Supply)
More results

Similar Description - DSM2180F315K6

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
DSM2180F3V STMICROELECTRONICS-DSM2180F3V Datasheet
690Kb / 63P
   DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (3.3V Supply)
DSM2180F3 STMICROELECTRONICS-DSM2180F3_08 Datasheet
1Mb / 63P
   DSM (Digital Signal Processor System Memory) for analog devices ADSP-218X family (5 V supply)
DSM2190F4V STMICROELECTRONICS-DSM2190F4V Datasheet
530Kb / 61P
   DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-2191 DSPs (3.3V Supply)
DSM2150F5V STMICROELECTRONICS-DSM2150F5V Datasheet
1Mb / 73P
   DSM (Digital Signal Processor System Memory) for Analog Devices DSPs (3.3V Supply)
logo
Analog Devices
ADSP-218X AD-ADSP-218X Datasheet
119Kb / 21P
   ADSP-218x Family EZ-ICE Hardware Installation
logo
New Japan Radio
NJU26040-16A NJRC-NJU26040-16A Datasheet
153Kb / 8P
   Digital Signal Processor for 2ch Speaker System
logo
A1 PROs co., Ltd.
A88 A1PROS-A88 Datasheet
839Kb / 23P
   Digital Image Signal Processor (ISP) for Security Camera System
logo
Analog Devices
ADSP-2115BPZ-100 AD-ADSP-2115BPZ-100 Datasheet
667Kb / 64P
   ADSP-2100 Family DSP Microcomputers
REV. B
logo
New Japan Radio
NJU26124 NJRC-NJU26124 Datasheet
278Kb / 22P
   Digital Signal Processor for TV
logo
Samsung semiconductor
S5L986F02 SAMSUNG-S5L986F02 Datasheet
480Kb / 35P
   DIGITAL SIGNAL PROCESSOR FOR DISCMAN
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com