Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

MSM6690 Datasheet(PDF) 5 Page - OKI electronic componets

Part No. MSM6690
Description  ROM Interface IC
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  OKI [OKI electronic componets]
Homepage  http://www.oki.com
Logo 

MSM6690 Datasheet(HTML) 5 Page - OKI electronic componets

   
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
¡ Semiconductor
MSM6690
5
PIN DESCRIPTIONS
Symbol
Type
Description
VDD
Power Supply
GND
Ground
SADX
I
(SERIAL ADDRESS) Starting X address.
1024 words are addressed, and 1024 address data can be input as serial data
of 10 bit (AX0 to AX9) via SADX pin.
SADY
I
(SERIAL ADDRESS) Starting Y address.
1024 words are addressed, and 1024 address data can be input as serial data
of 10 bit (AY0 to AY9) via SADY pin.
SASX
I
(SERIAL ADDRESS STROBE) Clock to load X address's serial address data to
internal register.
SASY
I
(SERIAL ADDRESS STROBE) Clock to load Y address's serial address data to
internal register.
TAS
I
(TRANSFER ADDRESS STROBE) Serial address data loaded in address
register, to internal address counter.
X address and Y address data are loaded at fall of TAS pin.
RDCK
I
(READ CLOCK) Clock to read data in data register.
Internal operation starts on falling edge of RDCK, and data in the data register
is output via DOUT pin. And internal address counter is automatically
incremented by one due to the falling of RDCK.
DOUT
O
(DATA OUT) In case CS1, CS2 and CS3 are all at "H" level, or RDCK is at "H"
level data output pin is always at high impedance state.
When "H" level data or "L" level data is read out, output pin is set to "H" level or
"L" level and its read data is kept until RDCK turns to "H" level.
CS1
CS2
CS3
I
(CHIP SELECT) Three ROMS selection.
CS1
CS2
CS3
CE2
CE3
L—
H
H
H
L—L
H
H
HLHL
HHHHH
When CS1, CS2 and CS3 are all set to "H" level, all input/output pins become
disabled. By use of these pins, three ROM data output pins can be connected
in parallel.
CE2
CE3
O
(CHIP ENABLE) ROM enable.
Connect it to ROM's CE.
A0 - A16
O
(ADDRESS OUT) ROM address.
TEST
I
IC test.
Input "L" level data.
D0 - D7
I
(DATA IN) ROM data.
TEST01
TEST02
O
IC test.
Set to open.


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn