Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

W83L603G Datasheet(PDF) 10 Page - Nuvoton Technology Corporation

Part No. W83L603G
Description  SMBus GPIO Controller
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUVOTON [Nuvoton Technology Corporation]
Direct Link  http://www.nuvoton.com
Logo NUVOTON - Nuvoton Technology Corporation

W83L603G Datasheet(HTML) 10 Page - Nuvoton Technology Corporation

Back Button W83L603G Datasheet HTML 6Page - Nuvoton Technology Corporation W83L603G Datasheet HTML 7Page - Nuvoton Technology Corporation W83L603G Datasheet HTML 8Page - Nuvoton Technology Corporation W83L603G Datasheet HTML 9Page - Nuvoton Technology Corporation W83L603G Datasheet HTML 10Page - Nuvoton Technology Corporation W83L603G Datasheet HTML 11Page - Nuvoton Technology Corporation W83L603G Datasheet HTML 12Page - Nuvoton Technology Corporation W83L603G Datasheet HTML 13Page - Nuvoton Technology Corporation W83L603G Datasheet HTML 14Page - Nuvoton Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 23 page
background image
W83L603G/W83L604G
Publication Release Date: July, 2008
- 7 -
Revision 1.1
=00, LED function is disabled on GP10. (Default)
Register 09h – GP1 input latch data register
BIT
7
6
5
4
3
2
1
0
R/W
RO
RO
RO
RO
RO
RO
RO
RO
Default
0
0
0
0
0
0
0
0
*This register reflects the latch value of GP1x pins during hardware reset.
Register 10h – GP2 input port register (for W83L604G only)
BIT
7
6
5
4
3
2
1
0
R/W
NA
RO
RO
RO
RO
RO
RO
*This register reflects the respective GPI2x pin level.
Register 11h – GP2 output port register (for W83L604G only)
BIT
7
6
5
4
3
2
1
0
R/W
RW
RW
RW
RW
RW
RW
Default
NA
0
0
0
0
0
0
Register 12h – GP2 Polarity Inversion register (for W83L604G only)
BIT
7
6
5
4
3
2
1
0
R/W
RW
RW
RW
RW
RW
RW
Default
NA
0
0
0
0
0
0
*Refer to Section 6.2.1 for respective GPO2x pin type implementation.
Register 13h – GP2 input/output configuration register (for W83L604G only)
BIT
7
6
5
4
3
2
1
0
R/W
RW
RW
RW
RW
RW
RW
Default
NA
1
1
1
1
1
1
*This register configures the respective GPIO2x pin as input mode (“1”; by default) or output mode (“0”).
Register 14h – GP2 output style register (for W83L604G only)
BIT
7
6
5
4
3
2
1
0
R/W
RW
RW
RW
RW
RW
RW
Default
NA
0
0
0
0
0
0
*This register configures the respective GPO2x pins as level (“0”; by default) or pulse (“1”) output style.
*Set output port register (CR11) to “0” before switch the output style to pulse mode.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn