Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5233 Datasheet(PDF) 5 Page - Analog Devices

Part No. AD5233
Description  Nonvolatile Memory Digital Potentiometers
Download  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD5233 Datasheet(HTML) 5 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 5 / 14 page
background image
PRELIMINARY TECHNICAL DATA
Nonvolatile Memory Digital Potentiometers
AD5231/AD5232/AD5233
REV PrF
5
22 MAR '01
Information contained in this Preliminary data sheet describes a product in the early definition stage. There is no guarantee that the
information contained here will become a final product in its present form. For latest information contact Walt Heinzer/Analog Devices, Santa
Clara, CA. TEL(408)382-3107; FAX (408)382-2708; walt.heinzer@analog.com
AD5231 PIN CONFIGURATION
O1
CLK
SDI
SDO
GND
VSS
T1
B1
O2
RDY
CS
CS
CS
CS
PR
PR
PR
PR
WP
WP
WP
WP
VDD
A1
W1
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
AD5231 PIN FUNCTION DESCRIPTION
#
Name
Description
1
O1
Non-Volatile Digital Output #1, ADDR(O1) =
1H, data bit position D0
2
CLK
Serial Input Register clock pin. Shifts in one
bit at a time on positive clock CLK edges.
3
SDI
Serial Data Input Pin.
4
SDO
Serial Data Output Pin. Open Drain Output
requires external pull-up resistor. Commands 9
& 10 activate the SDO output. See Instruction
operation Truth Table. Other commands shift
out the previously loaded bit pattern delayed
by 24 clock pulses. This allows daisy-chain
operation of multiple packages.
5
GND
Ground pin, logic ground reference.
6
VSS
Negative Supply. Connect to zero volts for
single supply applications.
7
T1
Used as digital input during factory test mode.
Leave pin floating or connect to VDD or VSS.
8
B1
B terminal of RDAC1.
9
W1
Wiper terminal of RDAC1,
ADDR(RDAC1) = 0H
10
A1
A terminal of RDAC1.
11
VDD
Positive Power Supply Pin. Should be
≥ the
input-logic HIGH voltage.
12
WP
Write Protect Pin. When active low
WP
prevents any changes to the present contents
except retrieving EEMEM contents and
RESET.
13
PR
Hardware over ride preset pin. Refreshes the
scratch pad register with current contents of
the EEMEM register. Factory default loads
midscale 200H until EEMEM loaded with a
new value by the user (
PR is activated at the
rising logic high transition)
14
CS
Serial Register chip select active low. Serial
register operation takes place when
CS returns
to logic high.
15
RDY
Ready. Active-high open drain output.
Identifies completion of commands 2, 3, 8, 9,
10.
16
O2
Non-Volatile Digital Output #2, ADDR(O2) =
1H, data bit position D1.
AD5232 PIN CONFIGURATION
CLK
SDI
SDO
GND
VSS
A1
W1
B1
RDY
CS
CS
CS
CS
PR
PR
PR
PR
WP
WP
WP
WP
VDD
A2
W2
B2
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
AD5232 PIN FUNCTION DESCRIPTION
#
Name
Description
1
CLK
Serial Input Register clock pin. Shifts in one
bit at a time on positive clock edges.
2
SDI
Serial Data Input Pin. Shifts in one bit at a
time on positive clock CLK edges.
3
SDO
Serial Data Output Pin. Open Drain Output
requires external pull-up resistor. Commands 9
& 10 activate the SDO output. See Instruction
operation Truth Table. Other commands shift
out the previously loaded bit pattern delayed
by 16 clock pulses. This allows daisy-chain
operation of multiple packages.
4
GND
Ground pin, logic ground reference
5
VSS
Negative Supply. Connect to zero volts for
single supply applications.
6
A1
A terminal of RDAC1.
7
W1
Wiper terminal of RDAC1,
ADDR(RDAC1) = 0H.
8
B1
B terminal of RDAC1.
9
B2
B terminal of RDAC2.
10
W2
Wiper terminal of RDAC2,
ADDR(RDAC2) = 1H.
11
A2
A terminal of RDAC2.
12
VDD
Positive Power Supply Pin. Should be
≥ the
input-logic HIGH voltage.
13
WP
Write Protect Pin. When active low,
WP
prevents any changes to the present contents,
except retrieving EEMEM content and
RESET.
14
PR
Hardware over ride preset pin. Refreshes the
scratch pad register with current contents of
the EEMEM register. Factory default loads
midscale 80H until EEMEM loaded with a new
value by the user (
PR is activated at the logic
high transition).
15
CS
Serial Register chip select active low. Serial
register operation takes place when
CS returns
to logic high.
16
RDY
Ready. Active-high open drain output.
Identifies completion of commands 2, 3, 8, 9,
10.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn