6 of 43
March 15, 2001
IDT77V011
MBUS[2]
65
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[3]).
I
Reset
TxSIZE[2] - number of bytes to remove from cell in transmit direction (MSB).
MBUS[3]
64
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[4]).
I
Reset
TxLOC - Location of Tx TAG in cell. "0" TAG located at beginning of cell, "1" TAG located at end of cell.
MBUS[4]
63
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[5]).
I
Reset
TxHEC - Add HEC placeholder. "0" do not add placeholder, "1" add placeholder.
MBUS[5]
61
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[6]).
I
Reset
RxSIZE[0] - Number of bytes to add to cell in the receive direction (LSB).
MBUS[6]
60
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[7]).
I
Reset
RxSIZE[1] - Number of bytes to add to cell in the receive direction (LSB + 1).
MBUS[7]
59
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[8]).
I
Reset
RxSIZE[2] - Number of bytes to add to cell in the receive direction (MSB).
MBUS[8]
58
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[9]).
I
Reset
RxLOC - Location of TAG in cell in the receive direction. RxLOC = "0" TAG located at beginning of cell,
TxLOC = "1" TAG located at end of cell.
MBUS[9]
57
O
UTOPIA 2 Address bus (LSB+9).
Utility Bus Utility bus PHY chip select (CS[10]).
I
Reset
RxHEC - Remove HEC from cell. "0" do not remove HEC, "1" remove HEC.
MBUS[10]
56
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[11]).
I
Reset
DPI Bus Size. Indicates whether DPI transmit and receive bus is 4-bits or 8-bits wide. "0" 4-bit DPI bus, "1"
8-bit DPI bus.
MBUS[11]
55
O
UTOPIA 2 Address bus. Upper 64 bytes used for 32 address pointers describing PHY's.
Utility Bus Utility bus PHY chip select (CS[12]).
I
Reset
UTOPIA Bus Size. Indicates whether the UTOPIA transmit and receive data bus is 8-bits or 16-bits wide. "0"
8-bit UTOPIA bus, "1" 16-bit UTOPIA bus.
MDATA[0]
81
I/O
UTOPIA 2 Management interface data bus [LSB].
Utility Bus Utility Bus address and data bus [LSB].
MDATA[1]
82
I/O
UTOPIA 2 Management interface data bus [LSB+1].
Utility Bus Utility Bus address and data bus [LSB+1].
MDATA[2]
83
I/O
UTOPIA 2 Management interface data bus [LSB+2].
Utility Bus Utility Bus address and data bus [LSB+2].
3LQ 1DPH
3LQ
1XPEHU
,QSXW
2XWSXW 0RGH
'HVFULSWLRQ
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
