Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

XRT71D04 Datasheet(PDF) 9 Page - Exar Corporation

Part No. XRT71D04
Description  4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
Download  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  EXAR [Exar Corporation]
Homepage  http://www.exar.com
Logo EXAR - Exar Corporation

XRT71D04 Datasheet(HTML) 9 Page - Exar Corporation

Back Button XRT71D04 Datasheet HTML 5Page - Exar Corporation XRT71D04 Datasheet HTML 6Page - Exar Corporation XRT71D04 Datasheet HTML 7Page - Exar Corporation XRT71D04 Datasheet HTML 8Page - Exar Corporation XRT71D04 Datasheet HTML 9Page - Exar Corporation XRT71D04 Datasheet HTML 10Page - Exar Corporation XRT71D04 Datasheet HTML 11Page - Exar Corporation XRT71D04 Datasheet HTML 12Page - Exar Corporation XRT71D04 Datasheet HTML 13Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 22 page
background image
áç
áç
áç
áç
XRT71D04
4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
REV. 1.1.1
8
66
MCLK_1
I
Master Clock Input - channel 1:
See description of pin 26.
Internal 50 K Ohm pull-up resistor.
67
GND
****
Digital Ground
68
RCLK_1
I
Received Clock (Jittery) - channel 1:
See description of pin 28.
Internal 50 K Ohm pull-up resistor.
69
RPOS_1
I
Received Positive Data (Jittery) Input: - channel 1:
See description of pin 29.
Internal 50 K Ohm pull-up resistor.
70
RNEG_1
I
Received Negative Data (Jittery) - channel 1:
See description of pin 30.
Internal 50 K Ohm pull-up resistor.
71
VDD
****
Digital Power Supply = 5V±5% or 3.3V±5%
72
RNEG_0
I
Received Negative Data (Jittery) - channel 0:
See description of pin 30.
Internal 50 K Ohm pull-up resistor.
73
RPOS_0
I
Received Positive Data (Jittery) Input: - channel 0:
See description of pin 29.
Internal 50 K Ohm pull-up resistor.
74
RCLK_0
I
Received Clock (Jittery) - channel 0:
See description of pin 28.
Internal 50 K Ohm pull-up resistor.
75
GND
****
Digital Ground
76
MCLK_0
I
Master Clock Input - channel 0:
See description of pin 26.
Internal 50 K Ohm pull-up resistor.
77
DJA_1/SDI
I
Harware Mode
Disable Jitter Attenuator Input - Channel 1:
See description of pin 25
Host Mode
Serial Data Input
The address value (of the command registers) or the data value is either Read or
Written through this pin.
The input data will be sampled on the rising edge of the SCLK pin.
Internal 50 K Ohm pull-down resistor.
78
STS1_3
I
SONET STS1 Mode Select - channel 3:
See description of pin 23
79
FL_3
O
FIFO Limit - channel 3:
See description of pin 22
80
AGND
****
Analog Ground
PIN DESCRIPTION
PIN #NAME
TYPE
DESCRIPTION


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn