Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

XRT71D04 Datasheet(PDF) 4 Page - Exar Corporation

Part No. XRT71D04
Description  4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
Download  22 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  EXAR [Exar Corporation]
Homepage  http://www.exar.com
Logo 

XRT71D04 Datasheet(HTML) 4 Page - Exar Corporation

 
Zoom Inzoom in Zoom Outzoom out
 4 / 22 page
background image
XRT71D04
áç
áç
áç
áç
4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
REV. 1.1.1
3
PIN DESCRIPTIONS
PIN DESCRIPTION
PIN #NAME
TYPE
DESCRIPTION
1
AVDD
****
Analog Power Supply = 5V±5% or 3.3V±5%
2
NC
No Connection
3
GND
****
Digital Ground
4
RRCLK_0
O
Received Recovered Output (De-jittered) Clock - channel 0:
Output is the de-jittered or smoothed clock if the jitter attenuator is enabled. The
de-jittered data, RRPOS/RRNEG are clocked to this signal.
If RRCLKES is “low”, RRPOS/RRNEG will be updated at the falling edge of
RRCLK.
If RRCLKES is “high”, RRPOS/RRNEG will be updated at the rising edge of
RRCLK.
5
RRPOS_0
O
Received Recovered Positive Data (De-Jittered) Output - channel 0:
De-jittered positive data output. Updated on the rising or falling edge of RRCLK,
depending upon the state of the RRCLKES input pin (or bit-field setting).
6
RRNEG_0
O
Received Recovered Negative Data (De-Jittered) Output - channel 0:
De-jittered negative data output. Updated on the rising or falling edge of RRCLK,
depending upon the state of the RRCLKES input pin (or bit-field setting).
7
RRCLKES
I
Received Recovered Clock Edge Select Input:
Hardware Mode:
1. When RRCLKES = “0”, then RRPOS and RRNEG are updated on the falling
edge of RRCLK
2. When RRCLKES = “1”, then RRPOS and RRNEG are updated on the rising
edge of RRCLK
NOTE: This applies to all channels.
Host Mode
Connect this pin to GND when the 71D04 is configured in the Host Mode.
Internal 50 K Ohm pull-down resistor.
8
NC
No Connection
9
Reset
I
Reset Input. (Active-Low):
A high-low transition will re-center the internal FIFO, and will clear the Command
Registers (for Host Mode operation). Resetting this pin may corrupt data within
the device.
For normal operation, pull this pin to VDD.
Internal 50 K Ohm pull-up resistor.
10
DS3/E3_1
I
DS3/E3 Select Input - channel 1:
This pin along with the STS-1 mode select pin selects the operating mode. The
following table provides the configuration:
STS-1
DS3/E3
XRT71D04 Operating Mode
0
0
DS3
(44.736 MHz)
0
1
E3 (34.368 MHz)
1
0
STS-1 (51.84 MHz)
1
1
E3 (34.368 MHz)
Internal 50 K Ohm pull-down resistor.
11
VDD
****
Digital Power Supply = 5V±5% or 3.3V±5%


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn