CMEI
8
CMA8864-04
6F, No. 100, Sec. 4, Civil Boulevard, Taipei, Taiwan
TEL: (02)8773-1100
FAX: 886-2-8773-2211
WWW : http://www.cmedia.com.tw
Ver. 1.2
DC CHARACTERISTICS
SYMBOL
PARAMETER
MIN.
MAX.
UNIT
CONDITION
Idd
Dynamic Supply Current
-
TBD
mA
CPU=66.6MHz, PCI=33.3MHz
Vil
Input Low Voltage
VSS-0.3
0.8
VDC
Vih
Input High Voltage
2.0
VDD-0.3
VDC
VDD=3.3V¡ Ó
5%
Iil
Input Leakage Current
-5
+5
uA
0<Vin<VDD
Voh2
2.5V Output High Voltage
2.0
-
V
VDDL=2.375V to 2.9V, Ioh=-1mA
Vol2
2.5V Output Low Voltage
-
0.4
V
VDDL=2.375V to 2.9V, Iol=1mA
Voh3
3.3V Output High Voltage
2.4
-
V
VDD3=3.3V
¡ Ó
5%, Ioh=-1mA
Vol3
3.3V Output Low Voltage
-
0.4
V
VDD3=3.3V
¡ Ó
5%, Iol=1mA
Vpoh
PCI bus Output High Voltage
2.4
-
V
VDD2=3.3V
¡ Ó
5%, Ioh=-1mA
Vpol
PCI bus Output High Voltage
-
0.55
V
VDD2=3.3V
¡ Ó
5%, Iol=1mA
Ioz
Tristate Leakage Current
-
10
uA
Isc
Short Circuit Current
25
-
mA
1 output at a time - 30 seconds
AC CHARACTERISTICS
SYMBOL
PARAMETER
MIN.
Typ.
MAX. UNIT
CONDITION
T
Hrise, THfall
Host clock Rise and Fall Time
0.4
1.6
ns
20pf load/CPU and PCI outputs
T
HCP
Host Clock Period
15/16.7
-
-
ns
Measured at 1.25V, 66/60MHz
T
HCH
Host Clock High Time
5.2/6.0
-
ns
Measured at 2.0V, 66/60MHz
T
HCL
Host Clock Low Time
5.0/5.8
-
-
ns
Measured at 0.4V, 66/60MHz
Duty Cycle
Duty cycle
45
50
55
%
Refer to Notes below
T
HSKW
Buffer out Skew All Host CLK
-
-
250
ps
Refer to Notes below
T
JAB
Jitter absolute, Host clock
-
-
250
ps
Refer to Notes below
T
STB
Host/PCI clock stabilization
from power-up
-
-
3
ms
Refer to Notes below,
VDDL=3.3V
Toff
Host to PIC Offset
1.0
-
4.0
ns
Refer to Notes below
T
HSSKW
Host to SDRAM skew
-
-
250
ps
Refer to Notes below
T
PCP
PCI clock period
30/33.3
-
-
ns
Measured at 1.5V, 66/60MHz
T
PCH
PCI clock High Time
12/13.3
-
-
ns
Measured at 2.4, 66/60MHz
T
PCL
PCI clock Low Time
12/13.3
-
-
ns
Measured at 0.4, 66/60MHz
T
PSKW
Buffer out skew all PCICLK
-
-
500
ps
Refer to Notes below
Iol
Switching Current Low
TBD
60
TBD
mA
Vol=1.5V
Ioh
Switching Current High
TBD
60
TBD
mA
Voh=1.5V
Notes : Clock period, Jitter, Offset and skew are measured on the rising edge clocks at 1.25V for the 2.5V
clocks and 1.5V for the 3.3V clocks.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
