Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5231 Datasheet(PDF) 6 Page - Analog Devices

Part No. AD5231
Description  Nonvolatile Memory, 1024-Position Digital Potentiometers
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD5231 Datasheet(HTML) 6 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
REV. 0
AD5231
–6–
PIN CONFIGURATION
TOP VIEW
(Not to Scale)
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
CLK
SDI
SDO
VSS
GND
T
RDY
CS
PR
WP
VDD
A
W
AD5231
O1
B
O2
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1
O1
Nonvolatile Digital Output #1. ADDR(O1) = 1H, data bit position D0
2
CLK
Serial Input Register Clock Pin. Shifts in one bit at a time on positive clock edges.
3
SDI
Serial Data Input Pin. Shifts in one bit at a time on positive clock CLK edges. MSB loaded first.
4
SDO
Serial Data Output Pin. Open Drain Output requires external pull-up resistor. Commands 9 and 10
activate the SDO output. (See Instruction operation Truth Table, Table III.) Other commands shift out
the previously loaded SDI bit pattern delayed by 24 clock pulses. This allows daisy-chain operation of
multiple packages.
5
GND
Ground Pin, Logic Ground Reference
6VSS
Negative Supply. Connect to zero volts for single supply applications.
7T
Used as digital input during factory test mode. Connect to VDD or VSS.
8
B
B Terminal of RDAC
9W
Wiper Terminal of RDAC. ADDR(RDAC1) = 0H.
10
A
A Terminal of RDAC1
11
VDD
Positive Power Supply Pin
12
WP
Write Protect Pin. When active low,
WP prevents any changes to the present contents except PR and
cmd 1 and 8 will refresh the RDAC register from EEMEM. Execute on NOP instruction before returning
to
WP high.
13
PR
Hardware Override Preset Pin. Refreshes the scratch pad register with current contents of the EEMEM
register. Factory default loads midscale 51210 until EEMEM loaded with a new value by the user (PR is
activated at the logic high transition).
14
CS
Serial Register Chip Select Active Low. Serial register operation takes place when
CS returns to logic high.
15
RDY
Ready. Active-high open drain output. Identifies completion of commands 2, 3, 8, 9, 10, and
PR.
16
O2
Nonvolatile Digital Output #2. ADDR(O2) = 1H, data bit position D1.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn