Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

LDS8160 Datasheet(PDF) 4 Page - IXYS Corporation

Part No. LDS8160
Description  Dual-Output RGB / 6-Channel WLED Driver
Download  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IXYS [IXYS Corporation]
Direct Link  http://www.ixys.com
Logo IXYS - IXYS Corporation

LDS8160 Datasheet(HTML) 4 Page - IXYS Corporation

  LDS8160 Datasheet HTML 1Page - IXYS Corporation LDS8160 Datasheet HTML 2Page - IXYS Corporation LDS8160 Datasheet HTML 3Page - IXYS Corporation LDS8160 Datasheet HTML 4Page - IXYS Corporation LDS8160 Datasheet HTML 5Page - IXYS Corporation LDS8160 Datasheet HTML 6Page - IXYS Corporation LDS8160 Datasheet HTML 7Page - IXYS Corporation LDS8160 Datasheet HTML 8Page - IXYS Corporation LDS8160 Datasheet HTML 9Page - IXYS Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 39 page
background image
LDS8160
© 2009 IXYS Corp.
4
Doc. No. 8160_DS, Rev. N1.0
Characteristics subject to change without notice
Name
Conditions
Min
Typ
Max
Units
Thermal Hysteresis
20
Wake-up Delay Time (EN Raising Edge)
0.5
Shutdown Delay Time (EN Falling Edge)
Soft Ramp Disabled
10
ms
LED Driver PWM Ramp-Up time
(from PWM write command via I
2C)
Soft Ramping Enabled
(only wake-up)
250
ms
Output short circuit Threshold
3
ILED = 20 mA
0.14
V
Note:
1. Vdx = Vin – VF,
2. Vdx = Vin – VF, at which IILED decreases by 10% from set value
3. Minimum LED forward voltage, which will be interpreted as “LED SHORT” condition
I
2C CHARACTERISTICS
Over recommended operating conditions unless otherwise specified for 2.7
VIN 5.5V, over full ambient temperature range -40 to +85ºC.
Symbol
Parameter
Min
Max
Unit
fSCL
SCL Clock Frequency
0
400
kHz
tHD:STA
Hold Time (repeated) START condition
0.6
µs
tLOW
LOW period of the SCL clock
1.3
µs
tHIGH
HIGH period of the SCL clock
0.6
µs
tSU:STA
Set-up Time for a repeated START condition
0.6
µs
tHD:DAT
Data In Hold Time
0
0.9
µs
tSU:DAT
Data In Set-up Time
100
ns
tR
Rise Time of both SDAT and SCLK signals
300
ns
tF
Fall Time of both SDAT and SCLK signals
300
ns
tSU:STO
Set-up Time for STOP condition
0.6
µs
tBUF
Bus Free Time between a STOP and START condition
1.3
µs
tAA
SCLK Low to SDAT Data Out and ACK Out
0.9
µs
tDH
Data Out Hold Time
300
ns
Figure 1: I
2C Bus Timing Diagram
READ OPERATION:
Option 1: Standard protocol sequential read:
S
Slave Address
R
A
Data 0
A
Data 1
A
Data 2
Data n
A*
P
From: Reg. m
Reg. m+1
Reg. m+2
Reg. m+n,
where Reg. m is the last addressed in the write operation register
Option 2: Random access:
S
Slave Address
R
A
Data m
A*
P
From reg. m, where Reg. m is the last addressed in the write operation register


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn