Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX1195 Datasheet(PDF) 14 Page - Maxim Integrated Products

Part No. MAX1195
Description  Dual, 8-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX1195 Datasheet(HTML) 14 Page - Maxim Integrated Products

Back Button MAX1195 Datasheet HTML 10Page - Maxim Integrated Products MAX1195 Datasheet HTML 11Page - Maxim Integrated Products MAX1195 Datasheet HTML 12Page - Maxim Integrated Products MAX1195 Datasheet HTML 13Page - Maxim Integrated Products MAX1195 Datasheet HTML 14Page - Maxim Integrated Products MAX1195 Datasheet HTML 15Page - Maxim Integrated Products MAX1195 Datasheet HTML 16Page - Maxim Integrated Products MAX1195 Datasheet HTML 17Page - Maxim Integrated Products MAX1195 Datasheet HTML 18Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 22 page
background image
where fIN represents the analog input frequency and
tAJ is the time of the aperture jitter.
Clock jitter is especially critical for undersampling
applications. The clock input should always be consid-
ered as an analog input and routed away from any ana-
log input or other digital signal lines.
The MAX1195 clock input operates with a voltage thresh-
old set to VDD/2. Clock inputs with a duty cycle other
than 50% must meet the specifications for high and low
periods as stated in the Electrical Characteristics table.
System Timing Requirements
Figure 3 depicts the relationship between the clock
input, analog input, and data output. The MAX1195
samples at the rising edge of the input clock. Output
data for channels A and B is valid on the next rising
edge of the input clock. The output data has an internal
latency of five clock cycles. Figure 3 also determines
the relationship between the input clock parameters
and the valid output data on channels A and B.
Digital Output Data (D0A/B–D7A/B), Output
Data Format Selection (T/B), Output
Enable (OE)
All digital outputs, D0A–D7A (channel A) and D0B–D7B
(channel B), are TTL/CMOS-logic compatible. There is
a five-clock-cycle latency between any particular sam-
ple and its corresponding output data. The output coding
can either be straight offset binary or two’s complement
(Table 1) controlled by a single pin (T/B). Pull T/B low to
select offset binary and high to activate two’s comple-
ment output coding. The capacitive load on the digital
outputs D0A–D7A and D0B–D7B should be kept as low
as possible (<15pF), to avoid large digital currents that
could feed back into the analog portion of the
MAX1195, thereby degrading its dynamic performance.
Using buffers on the digital outputs of the ADCs can
further isolate the digital outputs from heavy capacitive
loads. To further improve the dynamic performance of
the MAX1195, small series resistors (e.g., 100
Ω) can
be added to the digital output paths close to the
MAX1195.
Figure 4 displays the timing relationship between out-
put enable and data output valid, as well as power-
down/wake-up and data output valid.
Power-Down and Sleep Modes
The MAX1195 offers two power-save modes—sleep
mode (SLEEP) and full power-down (PD) mode. In
sleep mode (SLEEP = 1), only the reference bias circuit
is active (both ADCs are disabled), and current con-
sumption is reduced to 3mA.
To enter full power-down mode, pull PD high. With OE
simultaneously low, all outputs are latched at the last
value prior to the power down. Pulling OE high forces
the digital outputs into a high-impedance state.
Applications Information
Figure 5 depicts a typical application circuit containing
two single-ended-to-differential converters. The internal
reference provides a VDD/2 output voltage for level-
shifting purposes. The input is buffered and then split
to a voltage follower and inverter. One lowpass filter per
amplifier suppresses some of the wideband noise
associated with high-speed operational amplifiers. The
user can select the RISO and CIN values to optimize the
filter performance, to suit a particular application. For
the application in Figure 5, a RISO of 50
Ω is placed
before the capacitive load to prevent ringing and oscil-
lation. The 22pF CIN capacitor acts as a small filter
capacitor.
Dual, 8-Bit, 40Msps, 3V, Low-Power ADC with
Internal Reference and Parallel Outputs
14
______________________________________________________________________________________
OUTPUT
D7A–D0A
OE
tDISABLE
tENABLE
HIGH-Z
HIGH-Z
VALID DATA
OUTPUT
D7B–D0B
HIGH-Z
HIGH-Z
VALID DATA
Figure 4. Output Timing Diagram
STRAIGHT
OFFSET
BINARY
TWO’S
COMPLEMENT
DIFFERENTIAL
INPUT
VOLTAGE*
DIFFERENTIAL
INPUT
T/B = 0
T/B = 1
VREF x 255/256
+Full Scale
-1LSB
1111 1111
0111 1111
VREF x 1/256
+1LSB
1000 0001
0000 0001
0
Bipolar zero
1000 0000
0000 0000
-VREF x 1/256
-1LSB
0111 1111
1111 1111
-VREF x 255/256
-Full Scale
+1LSB
0000 0001
1000 0001
-VREF x 256/256
-Full Scale
0000 0000
1000 0000
Table 1. MAX1195 Output Codes For
Differential Inputs
*VREF = VREFP – VREFN


Similar Part No. - MAX1195

ManufacturerPart No.DatasheetDescription
Maxim Integrated Products
Maxim Integrated Produc...
MAX1195 MAXIM-MAX1195 Datasheet
516Kb / 10P
   Low-Voltage and Low-Power Operation
Rev 0; 8/02
More results

Similar Description - MAX1195

ManufacturerPart No.DatasheetDescription
Maxim Integrated Products
Maxim Integrated Produc...
MAX1196 MAXIM-MAX1196 Datasheet
635Kb / 23P
   Dual 8-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
19-2600; Rev 0; 9/02
MAX1183 MAXIM-MAX1183 Datasheet
495Kb / 18P
   Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
MAX1183 MAXIM-MAX1183_V01 Datasheet
343Kb / 18P
   Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
2006
MAX1186 MAXIM-MAX1186 Datasheet
444Kb / 21P
   Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
Rev 0; 12/01
MAX1197 MAXIM-MAX1197 Datasheet
544Kb / 22P
   Dual, 8-Bit, 60Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
2002
MAX1182 MAXIM-MAX1182 Datasheet
510Kb / 21P
   Dual 10-Bit, 65Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
Rev 0; 7/01
MAX1181 MAXIM-MAX1181 Datasheet
304Kb / 20P
   Dual 10-Bit, 80Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
Rev 1; 2/07
MAX1184 MAXIM-MAX1184 Datasheet
504Kb / 21P
   Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs
Rev 0; 10/01
MAX1185 MAXIM-MAX1185 Datasheet
495Kb / 20P
   Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
MAX1185 MAXIM-MAX1185_10 Datasheet
299Kb / 21P
   Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs
Rev 2; 4/10
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz