Electronic Components Datasheet Search |
|
LP5900TL-3.3 Datasheet(PDF) 2 Page - National Semiconductor (TI) |
|
|
LP5900TL-3.3 Datasheet(HTML) 2 Page - National Semiconductor (TI) |
2 / 10 page Connection Diagrams 4-Bump Thin micro SMD Package, Large Bump NS Package Number TLA04 20144102 The actual physical placement of the package marking will vary from part to part. Pin Descriptions Pin # Symbol Name and Function A1 V EN Enable input; disables the regulator when ≤ 0.4V. Enables the regulator when ≥ 1.2V. An internal 1 MΩ pulldown resistor connects this input to ground. B1 GND Common ground B2 V OUT Output voltage. A 0.47 µF Low ESR capacitor should be connected to this Pin. Connect this output to the load circuit. A2 V IN Input voltage supply. A 0.47 µF capacitor should be connected at this input. www.national.com 2 |
Similar Part No. - LP5900TL-3.3 |
|
Similar Description - LP5900TL-3.3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |