Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5122ABRUZ100 Datasheet(PDF) 12 Page - Analog Devices

Part No. AD5122ABRUZ100
Description  Dual Channel, 128-/256-Position, I2C, Nonvolatile Digital Potentiometer
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5122ABRUZ100 Datasheet(HTML) 12 Page - Analog Devices

Back Button AD5122ABRUZ100 Datasheet HTML 8Page - Analog Devices AD5122ABRUZ100 Datasheet HTML 9Page - Analog Devices AD5122ABRUZ100 Datasheet HTML 10Page - Analog Devices AD5122ABRUZ100 Datasheet HTML 11Page - Analog Devices AD5122ABRUZ100 Datasheet HTML 12Page - Analog Devices AD5122ABRUZ100 Datasheet HTML 13Page - Analog Devices AD5122ABRUZ100 Datasheet HTML 14Page - Analog Devices AD5122ABRUZ100 Datasheet HTML 15Page - Analog Devices AD5122ABRUZ100 Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 32 page
background image
AD5122A/AD5142A
Data Sheet
Rev. B | Page 12 of 32
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
GND
A1
W1
B1
SCL
SDA
VLOGIC
VDD
12
11
10
1
3
4
9
2
PIN 1
INDICATOR
NOTES
1. EXPOSED PAD. CONNECT THE EXPOSED PAD TO THE
POTENTIAL OF THE VSS PIN, OR, ALTERNATIVELY, LEAVE IT
ELECTRICALLY UNCONNECTED. IT IS RECOMMENDED THAT
THE PAD BE THERMALLY CONNECTED TO A COPPER PLANE
FOR ENHANCED THERMAL PERFORMANCE.
AD5122A/
AD5142A
TOP VIEW
(Not to Scale)
Figure 4. 16-Lead LFCSP Pin Configuration
Table 7. 16-Lead LFCSP Pin Function Descriptions
Pin No.
Mnemonic
Description
1
GND
Ground Pin, Logic Ground Reference.
2
A1
Terminal A of RDAC1. VSS ≤ VA ≤ VDD.
3
W1
Wiper Terminal of RDAC1. VSS ≤ VW ≤ VDD.
4
B1
Terminal B of RDAC1. VSS ≤ VB ≤ VDD.
5
VSS
Negative Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
6
A2
Terminal A of RDAC2. VSS ≤ VA ≤ VDD.
7
W2
Wiper Terminal of RDAC2. VSS ≤ VW ≤ VDD.
8
B2
Terminal B of RDAC2. VSS ≤ VB ≤ VDD.
9
VDD
Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
10
VLOGIC
Logic Power Supply; 1.8 V to VDD. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
11
SCL
Serial Clock Line.
12
SDA
Serial Data Input/Output.
13
ADDR1
Programmable Address (ADDR1) for Multiple Package Decoding.
14
ADDR0
Programmable Address (ADDR0) for Multiple Package Decoding.
15
INDEP
Linear Gain Setting Mode at Power-Up. Each string resistor is loaded from its associated memory location.
If INDEP is enabled, it cannot be disabled by the software.
16
RESET
Hardware Reset Pin. Refresh the RDAC registers from EEPROM. RESET is activated at logic low.
If this pin is not used, tie RESET to VLOGIC.
EPAD
Exposed Pad. Connect this exposed pad to the potential of the VSS pin, or, alternatively, leave it electrically
unconnected. It is recommended that the pad be thermally connected to a copper plane for enhanced
thermal performance.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn