Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5934 Datasheet(PDF) 22 Page - Analog Devices

Part No. AD5934
Description  Impedance Converter, Network Analyzer
Download  31 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD5934 Datasheet(HTML) 22 Page - Analog Devices

Back Button AD5934_17 Datasheet HTML 18Page - Analog Devices AD5934_17 Datasheet HTML 19Page - Analog Devices AD5934_17 Datasheet HTML 20Page - Analog Devices AD5934_17 Datasheet HTML 21Page - Analog Devices AD5934_17 Datasheet HTML 22Page - Analog Devices AD5934_17 Datasheet HTML 23Page - Analog Devices AD5934_17 Datasheet HTML 24Page - Analog Devices AD5934_17 Datasheet HTML 25Page - Analog Devices AD5934_17 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 31 page
background image
AD5934
Data Sheet
Rev. E | Page 22 of 31
NUMBER OF INCREMENTS REGISTER (REGISTER
ADDRESS 0x88, REGISTER ADDRESS 0x89)
The default value of the number of increments register upon
reset is as follows: D8 to D0 are not reset at power-up. After a
reset command, the contents of this register are not reset.
Table 11. Number of Increments Register
Reg Addr
Bits
Description
Function
Format
0x88
D15 to D9
Don’t care
Read or
write
Integer
number
stored
in binary
format
D8
Number of
increments
Read or
write
0x89
D7 to D0
Number of
increments
Read or
write
Integer
number
stored
in binary
format
This register determines the number of frequency points in the
frequency sweep. The number of frequency points is represented
by a 9-bit word, D8 to D0. D15 to D9 are don’t care bits. This
register in conjunction with the start frequency register and the
frequency increment register determine the frequency sweep
range for the sweep operation. The maximum number of
increments that can be programmed is 511.
NUMBER OF SETTLING TIME CYCLES REGISTER
(REGISTER ADDRESS 0x8A, REGISTER ADDRESS
0x8B)
The default value of the number of settling time cycles register
upon reset is as follows: D10 to D0 are not reset at power-up.
After a reset command, the contents of this register are not reset.
This register determines the number of output excitation cycles
allowed to passthrough the unknown impedance after receipt of
a start frequency sweep, increment frequency, or repeat frequency
command, before the ADC is triggered to perform a conversion
of the response signal. The number of settling time cycles register
value determines the delay between a start frequency sweep/
increment frequency/repeat frequency command and the time
an ADC conversion commences. The number of cycles is
represented by a 9-bit word, D8 to D0. The value programmed
into the number of settling time cycles register can be increased
by a factor of 2 or 4, depending on the status of Bits D10 to D9.
The five most significant bits, D15 to D11, are don’t care bits.
The maximum number of output cycles that can be programmed is
511 × 4 = 2044 cycles. For example, consider an excitation signal of
30 kHz, the maximum delay between the programming of this
frequency and the time that this signal is first sampled by the
ADC is ≈ 511 × 4 × 33.33 µs = 68.126 ms. The ADC takes 1024
samples, and the result is stored as real data and imaginary data in
Register Address 0x94 to Register Address 0x97. The conversion
process takes approximately 1 ms using a 16.777 MHz clock.
STATUS REGISTER (REGISTER ADDRESS 0x8F)
The status register is used to confirm that particular measurement
tests have been successfully completed. Each of the bits from D7 to
D0 indicate the status of a specific functionality of the AD5934.
Bit D0 and Bit D4 to Bit D7 are treated as don’t care bits; these
bits do not indicate the status of any measurement.
The status of Bit D1 indicates the status of a frequency point
impedance measurement. This bit is set when the AD5934
completes the current frequency point impedance measurement.
This bit indicates that there is valid real data and imaginary data
in Register Address 0x94 to Register Address 0x97. This bit is
reset on receipt of a start frequency sweep, increment frequency,
repeat frequency, or reset command. This bit is also reset at
power-up.
The status of Bit D2 indicates the status of the programmed
frequency sweep. This bit is set when all programmed increments
to the number of increments register are complete. This bit is
reset at power-up and on receipt of a reset command.
Table 12. Status Register 0x8F
Control Word
Description
0000 0001
Reserved
0000 0010
Valid real/imaginary data
0000 0100
Frequency sweep complete
0000 1000
Reserved
0001 0000
Reserved
0010 0000
Reserved
0100 0000
Reserved
1000 0000
Reserved
Table 13. Number of Settling Times Cycles Register
Register Address
Bits
Description
Function
Format
0x8A
D15 to D11
Don’t care
Read or write
Integer number stored in binary format
D10 to D9
2-bit decode
D10
D9
Description
0
0
Default
0
1
No of cycles ×2
1
0
Reserved
1
1
No of cycles ×4
D8
MSB number of settling time cycles
0x8B
D7 to D0
Number of settling time cycles
Read or write
Data


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn