Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5932 Datasheet(PDF) 16 Page - Analog Devices

Part No. AD5932
Description  Programmable Frequency Scan Waveform Generator
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD5932 Datasheet(HTML) 16 Page - Analog Devices

Back Button AD5932 Datasheet HTML 12Page - Analog Devices AD5932 Datasheet HTML 13Page - Analog Devices AD5932 Datasheet HTML 14Page - Analog Devices AD5932 Datasheet HTML 15Page - Analog Devices AD5932 Datasheet HTML 16Page - Analog Devices AD5932 Datasheet HTML 17Page - Analog Devices AD5932 Datasheet HTML 18Page - Analog Devices AD5932 Datasheet HTML 19Page - Analog Devices AD5932 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 28 page
background image
AD5932
Data Sheet
Rev. C | Page 16 of 28
PROGRAMMING THE AD5932
The AD5932 is designed to provide automatic frequency scans
when the CTRL pin is triggered. The scan is controlled by a set
of registers, the addresses of which are given in Table 5. The
function of each register is described in more detail in the
Setting Up the Frequency Scan section.
The Control Register
The AD5932 contains a 12-bit control register that sets up the
operating modes, as shown in the following bit map.
D15
D14
D13
D12
D11 to D0
0
0
0
0
Control bits
This register controls the different functions and the various
output options from the AD5932. Table 6 describes the
individual bits of the control register.
To address the control register, D15 to D12 of the 16-bit serial
word must be set to 0.
Table 5. Register Addresses
Register Address
D15
D14
D13
D12
Mnemonic
Name
0
0
0
0
CREG
Control bits
0
0
0
1
NINCR
Number of increments
0
0
1
0
∆f
Lower 12 bits of
delta frequency
0
0
1
1
∆f
Higher 12 bits of
delta frequency
0
1
tINT
Increment interval
1
0
Reserved
1
1
0
0
FSTART
Lower 12 bits of
start frequency
1
1
0
1
FSTART
Higher 12 bits of
start frequency
1
1
1
0
Reserved
1
1
1
1
Reserved
Table 6. Description of Bits in the Control Register
Bit
Name
Function
D15 to D12
ADDR
Register address bits.
D11
B24
Two write operations are required to load a complete word into the FSTART register and the Δf register.
When B24 = 1, a complete word is loaded into a frequency register in two consecutive writes. The first
write contains the 12 LSBs of the frequency word and the next write contains the 12 MSBs. Refer to Table 5
for the appropriate addresses. The write to the destination register occurs after both words have been loaded,
so the register never holds an intermediate value.
When B24 = 0, the 24-bit FSTART /Δf register operates as two 12-bit registers, one containing the 12 MSBs
and the other containing the 12 LSBs. This means that the 12 MSBs of the frequency word can be altered
independently of the 12 LSBs and vice versa. This is useful if the complete 24-bit update is not required.
To alter the 12 MSBs or the 12 LSBs, a single write is made to the appropriate register address. Refer to Table 5
for the appropriate addresses.
D10
DAC ENABLE
When DAC ENABLE = 1, the DAC is enabled.
When DAC ENABLE = 0, the DAC is powered down. This saves power and is beneficial when using only
the MSB of the DAC input data (available at the MSBOUT pin).
D9
SINE/TRI
The function of this bit is to control what is available at the VOUT pin.
When SINE/TRI = 1, the SIN ROM is used to convert the phase information into amplitude information,
resulting in a sinusoidal signal at the output.
When SINE/TRI = 0, the SIN ROM is bypassed, resulting in a triangular (up-down) output from the DAC.
D8
MSBOUTEN
When MSBOUTEN = 1, the MSBOUT pin is enabled.
When MSBOUTEN = 0, the MSBOUT is disabled (three-state).
D7
Reserved
This bit must be set to 1.
D6
Reserved
This bit must be set to 1.
D5
INT/EXT INCR
When INT/EXT INCR = 1, the frequency increments are triggered externally through the CTRL pin.
When INT/EXT INCR = 0, the frequency increments are triggered automatically.
D4
Reserved
This bit must be set to 1.
D3
SYNCSEL
This bit is active when D2 = 1. It is user-selectable to pulse at end of scan (EOS) or at each frequency
increment. When SYNCSEL = 1, the SYNCOUT pin outputs a high level at end of scan and returns to 0
at the start of the subsequent scan.
When SYNCSEL= 0, the SYNCOUT outputs a pulse of 4 × TCLOCK only at each frequency increment.
D2
SYNCOUTEN
When SYNCOUTEN = 1, the SYNC output is available at the SYNCOUT pin.
When SYNCOUTEN = 0, the SYNCOP pin is disabled (three-state).
D1
Reserved
This bit must be set to 1.
D0
Reserved
This bit must be set to 1.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn