Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

74LCX14M Datasheet(PDF) 2 Page - ON Semiconductor

Part No. 74LCX14M
Description  Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

74LCX14M Datasheet(HTML) 2 Page - ON Semiconductor

  74LCX14M Datasheet HTML 1Page - ON Semiconductor 74LCX14M Datasheet HTML 2Page - ON Semiconductor 74LCX14M Datasheet HTML 3Page - ON Semiconductor 74LCX14M Datasheet HTML 4Page - ON Semiconductor 74LCX14M Datasheet HTML 5Page - ON Semiconductor 74LCX14M Datasheet HTML 6Page - ON Semiconductor 74LCX14M Datasheet HTML 7Page - ON Semiconductor 74LCX14M Datasheet HTML 8Page - ON Semiconductor 74LCX14M Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
©1995 Fairchild Semiconductor Corporation
74LCX14 Rev. 1.7.1
Low Voltage Hex Inverter with 5V Tolerant
Schmitt Trigger Inputs
5V tolerant inputs
2.3V–3.6V VCC specifications provided
6.5ns tPD max. (VCC = 3.3V), 10µA ICC max.
Power down high impedance inputs and outputs
±24mA output drive (VCC = 3.0V)
Latch-up performance exceeds JEDEC 78 conditions
ESD performance:
– Human body model > 2000V
– Machine model > 200V
Leadless DQFN package
General Description
The LCX14 contains six inverter gates each with a
Schmitt trigger input. They are capable of transforming
slowly changing input signals into sharply defined, jitter-
free output signals. In addition, they have a greater noise
margin than conventional inverters.
The LCX14 has hysteresis between the positive-going
and negative-going input thresholds (typically 1.0V)
which is determined internally by transistor ratios and is
essentially insensitive to temperature and supply voltage
The inputs tolerate voltages up to 7V allowing the inter-
face of 5V, 3V and 2.5V systems.
The 74LCX14 is fabricated with advanced CMOS tech-
nology to achieve high speed operation while maintain-
ing CMOS low power dissipation.
Ordering Information
1. DQFN package available in Tape and Reel only.
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
Order Number
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC
MO-241, 2.5 x 3.0mm
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Implements proprietary noise/EMI reduction circuitry
December 2013

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn