 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IS24C52-3G Datasheet(PDF) 3 Page - Integrated Silicon Solution, Inc |
|
||||||||||||||||||||||||||||||
IS24C52-3G Datasheet(HTML) 3 Page - Integrated Silicon Solution, Inc |
|
|
3 / 14 page  Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 3 PRELIMINARYINFORMATION Rev.00B 01/26/04 IS24C52 ISSI® PIN DESCRIPTIONS A0-A2 Address Inputs SDA Serial Address/Data I/O SCL Serial Clock Input WP Write Protect Input Vcc Power Supply GND Ground SCL This input clock pin is used to synchronize the data transfer to and from the device. SDA The SDA is a Bi-directional pin used to transfer addresses and data into and out of the device. The SDA pin is an open drain output and can be wire Or'ed with other open drain or open collector outputs. The SDA bus requires a pullup resistor to Vcc. PIN CONFIGURATION 8-Pin SOIC, TSSOP, MSOP WP WP is the Write Protect pin. If the WP pin is tied to Vcc, the entire array becomes Write Protected, and software write- protection cannot be initiated. When WP is tied to GND or left floating, normal read/write operations are allowed to the device. If the device has already received a write-protection command, the memory in the range of 00h-7Fh is read -only regardless of the setting of the WP pin. 1 2 3 4 8 7 6 5 A0 A1 A2 GND VCC WP SCL SDA A0, A1, A2 The A0, A1, and A2 are the device address inputs that are hardwired or left unconnected for hardware flexibility. When pins are hardwired, as many as eight devices may be addressed on a single bus system. When the pins are not hardwired, the default A0, A1, and A2 are zero. DEVICE OPERATION The IS24C52 features a serial communication and supports a bi-directional 2-wire bus transmission protocol. 2-WIRE BUS The two-wire bus is defined as a Serial Data line (SDA), and a Serial Clock line (SCL). The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving devices as a receiver. The bus is controlled by Master device which generates the SCL, controls the bus access and generates the Stop and Start conditions. The IS24C52 is the Slave device on the bus. |
Similar Part No. - IS24C52-3G |
|
Similar Description - IS24C52-3G |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
