Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

NTE955MC Datasheet(PDF) 1 Page - NTE Electronics

Part No. NTE955MC
Description  Integrated Circuit CMOS Timing Circuit
Download  5 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NTE [NTE Electronics]
Homepage  http://www.nteinc.com
Logo NTE - NTE Electronics

NTE955MC Datasheet(HTML) 1 Page - NTE Electronics

  NTE955MC Datasheet HTML 1Page - NTE Electronics NTE955MC Datasheet HTML 2Page - NTE Electronics NTE955MC Datasheet HTML 3Page - NTE Electronics NTE955MC Datasheet HTML 4Page - NTE Electronics NTE955MC Datasheet HTML 5Page - NTE Electronics  
Zoom Inzoom in Zoom Outzoom out
 1 / 5 page
background image
Integrated Circuit
CMOS Timing Circuit
The NTE955MC is a monolithic timing circuit in an 8–Lead DIP type package fabricated using CMOS
process. This timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies
up to 2MHz. Because of its high impedance, this device uses smaller timing capacitors than those
used by the NE555. As a result, more accurate time delays and oscillations are possible. Power con-
sumption is low across the full range of power supply voltage.
Like the NE555, the NTE955MC has a trigger level equal to approximately one–third of the supply
voltage and a threshold level equal to approximately two–thirds of the supply voltage. These levels
can be altered by use of the control voltage terminal (Pin5). When the trigger input (Pin2) falls below
the trigger level, the flip–flop is set and the output goes high. If Pin2 is above the trigger level and the
threshold input (Pin6) is above the threshold level, the flip–flop is reset and the output is low. The reset
input (Pin4) can override all other inputs and can be used to initiate a new timing cycle. If Pin4 is low,
the flip–flop is reset and the output is low. Whenever the output is low, a low–impedance path is pro-
vided between the discharge terminal (Pin7) and GND. All unused inputs should be tied to an ap-
propriate logic level to prevent false triggering.
While the CMOS output is capable of sinking over 100mA and sourcing over 10mA, the NTE955MC
exhibits greatly reduced supply–current spikes during output transitions. This minimizes the need for
the large decoupling capacitors required by the NE555.
D Direct Replacement for 555 Timers
D Very Low Power Consumption: 1mW Typ at VDD = 5V
D Operates in Both Astable and Monostable Modes
D CMOS Output Capable of Swinging Rail to Rail
D High Output Current Capability:
Sink 100mA Typ
Source 10mA Typ
D Output Fully Compatible with CMOS, TTL, and MOS
D Low Supply Current Reduces Spikes During Output Transitions
D Single Supply Operation from 2V to 15V
D Precision Timing
D Pulse Generation
D Sequential Timing
D Time Delay Generation
D Pulse Width Modulation
D Pulse Position Modulation
D Linear Ramp Generator

Html Pages

1  2  3  4  5 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn