AD9523 datasheet(3/60 Pages) AD | Jitter Cleaner and Clock Generator

Part #	AD9523

Description	Jitter Cleaner and Clock Generator

Download	60 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

3 / 60 page

Data Sheet

AD9523

Rev. D | Page 3 of 60

REVISION HISTORY

9/15—Rev. C to Rev. D

Changes to Features Section ............................................................1

Changes to Table 7 ............................................................................6

Changes to Table 12 ..........................................................................8

Added Operating Temperature Range Parameter and Junction

Temperature Parameter, Table 17..................................................11

Changes to Figure 21 ......................................................................17

Changes to Figure 22 and Overview Section...............................19

Changes to PLL1 Reference Clock Inputs Section and PLL1

Loop Filter Section ..........................................................................20

Added OSC_IN Input Section.......................................................20

Changes to PLL2 General Description Section...........................22

Changes to VCO and VCO Calibration Section .........................23

Changes to Zero Delay Operation Section ..................................26

Added Power Supply Sequencing Section ...................................27

Deleted Figure 32; Renumbered Sequentially .............................29

Changes to SPI Instruction Word (16 Bits) Section ...................32

Changes to Writing to the EEPROM Section and Reading from

the EEPROM Section......................................................................35

Changes to Programming the EEPROM Buffer Segment

Section ..............................................................................................36

Added Device Initialization Flow Charts Section, Figure 44, and

Figure 45; Renumbered Sequentially............................................38

Changes to Table 31 ........................................................................44

Changes to Table 40 ........................................................................49

Changes to Table 47 ........................................................................52

2/13—Rev. B to Rev. C

Deleted VDD1.8_PLL2................................................. Throughout

Changes to Data Sheet Title .............................................................1

Added TJ of 115°C, Table 1 ..............................................................4

Changed VDD3_PLL1, Supply Voltage for PLL1 Typical

Parameter from 22 mA to 37 mA and Changed VDD3_PLL1,

Supply Voltage for PLL1 Maximum Parameter from 25.2 mA to

43 mA, Table 2 ...................................................................................4

Changes to Table 3 ............................................................................5

Added PLL1 Characteristics Section and Table 7; Renumbered

Sequentially ........................................................................................6

Changes to Table 9 Summary Statement........................................7

Changes to Pin 7 Description, Table 19 .......................................13

Changed Pin 69 from VDD1.8_PLL2 to NC, Table 19 ..............15

Changes to Figure 23 ......................................................................21

Changes to Clock Distribution Synchronization Section ..........25

Changes to Figure 29 ......................................................................26

Added Reset Modes Section and Lock Detect Section ..............26

Added Power-Down Mode Section ..............................................27

Changes to Pin Descriptions Section and Read Section............31

Added Figure 38; Renumbered Sequentially...............................33

Changes to Register Section Definition Group Section ............36

Changes to Power Dissipation and Thermal Considerations

Section ..............................................................................................38

Changes to Table 31 ........................................................................40

Changes to Bits[1:0] Description, Table 40 and Bit 2

Description, Table 41......................................................................46

Changes to Bits[7:6] Description, Table 42 .................................47

Changes to Bits[1:0] Description, Table 43 .................................48

Changes to Bit 4, Bits [3:2] Descriptions, Table 47.....................49

Changed Bit 6 Name from Status PLL2 Feedback Clock to Status

PLL1 Feedback Clock, Table 54 ......................................................52

3/11—Rev. A to Rev. B

Added Table Summary, Table 8.......................................................7

Changes to EEPROM Operations Section and Writing to the

EEPROM Section ............................................................................34

Changes to 0x01A, Bits[4:3], Table 30..........................................39

Changes to Bits[4:3], Table 40 .......................................................46

Changes to Table 47, Bit 1 ..............................................................48

11/10—Rev. 0 to Rev. A

Change to General Description.......................................................1

Changes to Table Summary, Table 1 ...............................................3

Change to Input High Voltage and Input Low Voltage

Parameters and Added Input Threshold Voltage Parameter,

Table 4.................................................................................................4

Change to Junction Temperature Rating, Table 16; Changes

to Thermal Resistance Section ......................................................11

Changes to Table 18 ........................................................................12

Added Figure 14, Renumbered Sequentially...............................16

Edits to Figure 15, Figure 17, and Figure 19................................17

Changes to VCO Calibration Section...........................................22

Changed Output Mode Heading to Multimode Output

Drivers; Changes to Multimode Output Drivers Section;

Added Figure 26 ..............................................................................23

Added Power Dissipation and Thermal Considerations

Section; Added Table 29, Renumbered Sequentially..................35

Changes to Table 34, Table 35, Table 36, and Table 38...............43

Changes to Address 0x192, Table 50 ............................................48

Changes to Table 52 ........................................................................49

Changes to Table 54 ........................................................................50

7/10—Revision 0: Initial Version

Similar Part No. - AD9523

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9523	879Kb / 60P	Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs REV. C
	AD9523-1	1Mb / 63P	Low Jitter Clock Generator
	AD9523-1/PCBZ	840Kb / 60P	Low Jitter Clock Generator REV. B
	AD9523-1BCPZ	840Kb / 60P	Low Jitter Clock Generator REV. B
	AD9523-1BCPZ	1Mb / 63P	Low Jitter Clock Generator

More results

Similar Description - AD9523

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9524	973Kb / 56P	Jitter Cleaner and Clock Generator
Texas Instruments	LMK04100	1Mb / 52P	[Old version datasheet] Family Clock Jitter Cleaner
	CDCM6208V1F	2Mb / 87P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
	CDCM6208	2Mb / 89P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
	CDCM6208	2Mb / 92P	[Old version datasheet] 2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
	LMK04803	2Mb / 139P	[Old version datasheet] Low-Noise Clock Jitter Cleaner
	CDCM6208	2Mb / 78P	[Old version datasheet] 2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
Analog Devices	AD9524	863Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs REV. D
Analog Devices	AD9524BCPZ	925Kb / 56P	Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs Rev. E
Texas Instruments	CDCM6208V2G	2Mb / 88P	[Old version datasheet] CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers

More results

AD9523 Datasheet(PDF) 3 Page - Analog Devices

AD9523 Datasheet(HTML) 3 Page - Analog Devices

Similar Part No. - AD9523

Similar Description - AD9523

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL