Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MAX3991 Datasheet(PDF) 8 Page - Maxim Integrated Products

Part No. MAX3991
Description  10Gbps Clock and Data Recovery with Limiting Amplifier
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

MAX3991 Datasheet(HTML) 8 Page - Maxim Integrated Products

 
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
Detailed Description
The MAX3991 clock and data recovery with limiting
amplifier restores data to XFI specifications. It consists of
a limiting amplifier with LOS power detector, and a PLL
data retimer with LOL indicator. An optional recovered
clock may also be enabled for performance testing.
Limiting Amplifier
The SDI inputs of the MAX3991 accept serial NRZ data
from the optical receiver assembly. The limiting amplifier
accepts signals as small as 7mVP-P and amplifies them
to allow recovery by the CDR. The limiting amplifier uses
an offset cancellation circuit to compensate for device
mismatch within the gain stages. The low-frequency cut-
off of the offset cancellation loop is typically 30kHz.
10Gbps Clock and Data Recovery
with Limiting Amplifier
8
_______________________________________________________________________________________
Figure 3. Functional Diagram
Functional Diagram
MAX3991
VTH
LIMITING
AMPLIFIER
VCO
DFF
DQ
CML
CML
PHASE/
FREQUENCY
DETECTOR
LOL
DETECTOR
LOS
LOL
FUNCTIONAL
CONTROL
CFIL
CML
SDI+
SDI-
REFCLK+
REFCLK-
SDO+
SDO-
SCLKO+
SCLKO-
FCTL1
FCTL2
PLL
200
POL
Pin Description (continued)
PIN
NAME
FUNCTION
21
REFCLK+
Positive Reference Clock Input, Digital. The REFCLK inputs are designed to be AC-coupled to the
reference clock source. REFCLK± have a 200
Ω differential impedance. See the Detailed Description
section for more information. See Table 2.
22
REFCLK-
Negative Reference Clock Input, Digital. The REFCLK inputs are designed to be AC-coupled to the
reference clock source. REFCLK± have a 200
Ω differential impedance. See the Detailed Description
section for more information. See Table 2.
23
FCTL1
Function Control Input 1, TTL. See Table 3 for more information.
24
VTH
LOS Threshold Input, Analog. A voltage applied to this input sets the LOS assert threshold. The LOS
power detector can be disabled if VTH is connected to VCC, which forces LOS low.
EP
Exposed
Pad
Supply Ground. The exposed pad must be soldered to the circuit-board ground for proper thermal
and electrical performance. The MAX3991 uses exposed-pad variation T2444-4 in the package
outline drawing. See the exposed-pad package.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn