Electronic Components Datasheet Search |
|
PDM41256SA7TI Datasheet(PDF) 5 Page - List of Unclassifed Manufacturers |
|
PDM41256SA7TI Datasheet(HTML) 5 Page - List of Unclassifed Manufacturers |
5 / 8 page PDM41256 Rev. 2.0 - 7/17/96 3-37 1 2 3 4 5 6 7 8 9 10 11 12 Read Cycle No. 1(1) Read Cycle No. 2(2) AC Electrical Characteristics SHADED AREA = PRELIMINARY DATA. Notes referenced are after Data Retention Table. Description --7(6) --8(6) -10(6) -12 -15 READ Cycle Sym Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units READ cycle time tRC 7 8 10 12 15 ns Address access time tAA 7 8 10 12 15 ns Chip enable access time tACE 7 8 10 12 15 ns Output hold from address change tOH 3 3 3 3 3 ns Chip enable to output in low Z(3, 4, 5) tLZCE 5 5 5 5 5 ns Chip disable to output in high Z(3, 4, 5) tHZCE 5 6 6 6 6 ns Chip enable to power up time(4) tPU 0 0 0 0 0 ns Chip disable to power down time(4) tPD 7 8 10 12 15 ns Output enable access time tAOE 5 5 5 6 8 ns Output enable to output in low Z(4, 5) tLZOE 0 0 0 0 0 ns Output disable to output in high Z(4, 5) tHZOE 5 6 6 6 6 ns |
Similar Part No. - PDM41256SA7TI |
|
Similar Description - PDM41256SA7TI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |