Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

KAD2710C Datasheet(PDF) 15 Page - Renesas Technology Corp

Part No. KAD2710C
Description  10-Bit, 275/210/170/105MSPS A/D Converter
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com

KAD2710C Datasheet(HTML) 15 Page - Renesas Technology Corp

Zoom Inzoom in Zoom Outzoom out
 15 / 16 page
background image
FN6814 Rev 0.00
Page 15 of 16
December 5, 2008
Layout Considerations
Split Ground and Power Planes
Data converters operating at high sampling frequencies require
extra care in PC board layout. If analog and digital ground
planes are separate, analog supply and ground planes should
be laid out under signal and clock inputs and digital planes
under outputs and logic pins. Grounds should be joined under
the chip.
Clock Input Considerations
Use matched transmission lines to the inputs for the analog
input and clock signals. Locate transformers, drivers and
terminations as close to the chip as possible.
Bypass and Filtering
Bulk capacitors should have low equivalent series resistance.
Tantalum is recommended. Keep ceramic bypass capacitors
very close to device pins. Longer traces will increase
inductance, resulting in diminished dynamic performance and
accuracy. Make sure that connections to ground are direct, and
low impedance.
LVCMOS Outputs
Output traces and connections must be designed for 50
characteristic impedance. Keep trace lengths equal, and
minimize bends where possible. Avoid crossing ground and
power-plane breaks with signal traces.
Unused Inputs
The RST and 2SC inputs are internally pulled up, and can be
left open-circuit if not used.
CLKDIV is internally pulled low, which divides the input clock
by two.
VREFSEL must be held low for internal reference, but can be
left open for external reference.
Analog Input Bandwidth is the analog input frequency at
which the spectral output power at the fundamental frequency
(as determined by FFT analysis) is reduced by 3dB from its
full-scale low-frequency value. This is also referred to as Full
Power Bandwidth.
Aperture Delay or Sampling Delay is the time required after
the rise of the clock input for the sampling switch to open, at
which time the signal is held for conversion.
Aperture Jitter is the RMS variation in aperture delay for a set
of samples.
Clock Duty Cycle is the ratio of the time the clock wave is at
logic high to the total time of one clock period.
Differential Non-Linearity (DNL) is the deviation of any code
width from an ideal 1 LSB step.
Effective Number of Bits (ENOB) is an alternate method of
specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB,
it is calculated as: ENOB = (SINAD - 1.76)/6.02
Gain Error is the ratio of the difference between the voltages
that cause the lowest and highest code transitions to the
full-scale voltage (less 2 LSB). It is typically expressed in
Integral Non-Linearity (INL) is the deviation of each individual
code from a line drawn from negative full-scale (1/2 LSB below
the first code transition) through positive full-scale (1/2 LSB
above the last code transition). The deviation of any given
code from this line is measured from the center of that code.
Least Significant Bit (LSB) is the bit that has the smallest
value or weight in a digital word. Its value in terms of input
voltage is VFS/(2N - 1) where N is the resolution in bits.
Missing Codes are output codes that are skipped and will
never appear at the ADC output. These codes cannot be
reached with any input value.
Most Significant Bit (MSB) is the bit that has the largest value
or weight.
Pipeline Delay is the number of clock cycles between the
initiation of a conversion and the appearance at the output pins
of the data.
Power Supply Rejection Ratio (PSRR) is the ratio of a
change in input voltage necessary to correct a change in
output code that results from a change in power supply
Signal to Noise-and-Distortion (SINAD) is the ratio of the
RMS signal amplitude to the RMS sum of all other spectral
components below one half the clock frequency, including
harmonics but excluding DC.
Signal-to-Noise Ratio (SNR) (without Harmonics) is the ratio
of the RMS signal amplitude to the RMS sum of all other
spectral components below one-half the sampling frequency,
excluding harmonics and DC.
SNR and SINAD are either given in units of dBc (dB to carrier)
when the power level of the fundamental is used as the
reference, or dBFS (dB to full scale) when the converter’s full-
scale input power is used as the reference.
Spurious-Free-Dynamic Range (SFDR) is the ratio of the
RMS signal amplitude to the RMS value of the peak spurious
spectral component. The peak spurious spectral component
may or may not be a harmonic.
Two-Tone SFDR is the ratio of the RMS value of the lowest
power input tone to the RMS value of the peak spurious
component, which may or may not be an IMD product.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 

Datasheet Download

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn