Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ISL12059 Datasheet(PDF) 4 Page - Renesas Technology Corp

Part No. ISL12059
Description  Low Cost and Low Power I2C Bus Real Time Clock/Calendar Low Power and Low Cost RTC
Download  11 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo 

ISL12059 Datasheet(HTML) 4 Page - Renesas Technology Corp

 
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
ISL12059
FN6757 Rev 0.00
Page 4 of 11
Jun 15, 2009
tAA
SCL Falling Edge to SDA Output
Data Valid
SCL falling edge crossing 30% of
VDD, until SDA exits the 30% to
70% of VDD window
900
ns
7
tBUF
Time the Bus Must Be Free Before
the Start of a New Transmission
SDA crossing 70% of VDD during a
STOP condition, to SDA crossing
70% of VDD during the following
START condition
1300
ns
tLOW
Clock LOW Time
Measured at the 30% of VDD
crossing
1300
ns
tHIGH
Clock HIGH Time
Measured at the 70% of VDD
crossing
600
ns
tSU:STA
START Condition Setup Time
SCL rising edge to SDA falling
edge. Both crossing 70% of VDD
600
ns
tHD:STA
START Condition Hold Time
From SDA falling edge crossing
30% of VDD to SCL falling edge
crossing 70% of VDD
600
ns
tSU:DAT
Input Data Setup Time
From SDA exiting the 30% to 70%
of VDD window, to SCL rising edge
crossing 30% of VDD
100
ns
tHD:DAT
Input Data Hold Time
From SCL falling edge crossing
30% of VDD to SDA entering the
30% to 70% of VDD window
0
900
ns
tSU:STO
STOP Condition Setup Time
From SCL rising edge crossing
70% of VDD, to SDA rising edge
crossing 30% of VDD
600
ns
tHD:STO
STOP Condition Hold Time
From SDA rising edge to SCL falling
edge. Both crossing 70% of VDD
600
ns
tDH
Output Data Hold Time
From SCL falling edge crossing
30% of VDD, until SDA enters the
30% to 70% of VDD window
0ns
tR
SDA and SCL Rise Time
From 30% to 70% of VDD
20 + 0.1xCb
300
ns
5, 6
tF
SDA and SCL Fall Time
From 70% to 30% of VDD
20 + 0.1xCb
300
ns
5, 6, 7
Cb
Capacitive Loading of SDA or SCL Total on-chip and off-chip
10
400
pF
5, 6
Rpu
SDA and SCL Bus Pull-Up
Resistor Off-Chip
Maximum is determined by tR and tF
For Cb = 400pF, max is about
2k
 to~2.5k
For Cb = 40pF, max is about 15k

to ~20k
1k
5, 6
NOTES:
2. FT/OUT Inactive.
3. Typical values are for T = +25°C and 3.3V supply voltage.
4. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
5. Limits should be considered typical and are not production tested.
6. These are I2C specific parameters and are not production tested, however, they are used to set conditions for testing devices to validate
specification.
7. Parts will work with SDA pull-up voltage above the VPULLUP limit but the tAA and tFin the I2C parameters are not guaranteed.
8. Specified at +25°C.
Serial Interface Specifications Over the recommended operating conditions unless otherwise specified. (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
(Note 4)
TYP (Note 3)
MAX
(Note 4)
UNITS NOTES


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn