 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
16T202DA1J Datasheet(PDF) 4 Page - Samsung semiconductor |
|
||||||||||||||||||||||||||||||
16T202DA1J Datasheet(HTML) 4 Page - Samsung semiconductor |
|
|
4 / 18 page  SDI 16T202DA1J (Rev 1.0) Page 4 / 18 4.8 Timing Chart and AC Characteristics 4.8.1 Power-on Reset and/or RESET signal Timing 4.8.2 i80 type CPU bus write-in Timing 4.8.3 i80 type CPU bus read-out Timing /RST Vcc Fig-1 Power-on Reset and /RESET signal Timing 0.2V 4.5V tOFF(VCC) Min 100ms tr(VCC) Max 1ms /WR tWAIT * Min 100us tRESET Min 500ns * Note) tWAIT : Internal Reseting Time DB0~DB7 /WR RS VALID tSU(RS) Min 10ns tH(RS) Min 10ns tCYC(/WR) Min 200ns tWH(/WR) Min 100ns tSU(data) Min 30ns tHW(data) Min 10ns tWL(/WR) Min 30ns Fig-2 Data write-in Timing Diagram (i80 bus interface) VALID tACESS(data) Max 70ns /RD RS tSU(RS) Min 10ns tCYC(/RD) Min 200ns tWH(/RD) Min 100ns tHR(data) Min 5ns tWL(/RD) Min 70ns Fig-3 Data Read-out Timing Diagram (i80 bus interface) tH(RS) Min 10ns DB0~DB7 |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
