Electronic Components Datasheet Search
RX6000 Datasheet(PDF) 6 Page - Murata Manufacturing Co., Ltd.
MURATA [Murata Manufacturing Co., Ltd.]
RX6000 Datasheet(HTML) 6 Page - Murata Manufacturing Co., Ltd.
/ 10 page
©2010-2014 by Murata Electronics N.A., Inc.
RX6000 (R) 10/20/14
Page 6 of 10
When the receiver is placed in the power-down (sleep) mode, the
output impedance of BBOUT becomes very high. This feature
helps preserve the charge on the coupling capacitor to minimize
data slicer stabilization time when the receiver switches out of the
The CMPIN pin drives two data slicers, which convert the analog
signal from BBOUT back into a digital stream. The best data slicer
choice depends on the system operating parameters. Data slicer
DS1 is a capacitively-coupled comparator with provisions for an
adjustable threshold. DS1 provides the best performance at low
signal-to-noise conditions. The threshold, or squelch, offsets the
comparator’s slicing level from 0 to 90 mV, and is set with a resistor
between the RREF and THLD1 pins. This threshold allows a trade-
off between receiver sensitivity and output noise density in the no-
signal condition. For best sensitivity, the threshold is set to 0. In
this case, noise is output continuously when no signal is present.
This, in turn, requires the circuit being driven by the RXDATA pin
to be able to process noise (and signals) continuously.
This can be a problem if RXDATA is driving a circuit that must
“sleep” when data is not present to conserve power, or when it its
necessary to minimize false interrupts to a multitasking processor.
In this case, noise can be greatly reduced by increasing the
threshold level, but at the expense of sensitivity. The best 3 dB
bandwidth for the low-pass filter is also affected by the threshold
level setting of DS1. The bandwidth must be increased as the
threshold is increased to minimize data pulse-width variations with
Data slicer DS2 can overcome this compromise once the signal
level is high enough to enable its operation. DS2 is a “dB-below-
peak” slicer. The peak detector charges rapidly to the peak value
of each data pulse, and decays slowly in between data pulses
(1:1000 ratio). The slicer trip point can be set from 0 to 120 mV
below this peak value with a resistor between RREF and THLD2.
A threshold of 60 mV is the most common setting, which equates
to “6 dB below peak” when RFA1 and RFA2 are running a 50%-
50% duty cycle. Slicing at the “6 dB-below-peak” point reduces the
signal amplitude to data pulse-width variation, allowing a lower 3
dB filter bandwidth to be used for improved sensitivity.
DS2 is best for ASK modulation where the transmitted waveform
has been shaped to minimize signal bandwidth. However, DS2 is
subject to being temporarily “blinded” by strong noise pulses,
which can cause burst data errors. Note that DS1 is active when
DS2 is used, as RXDATA is the logical AND of the DS1 and DS2
outputs. DS2 can be disabled by leaving THLD2 disconnected. A
non-zero DS1 threshold is required for proper AGC operation.
The output of the Peak Detector also provides an AGC Reset
signal to the AGC Control function through the AGC comparator.
The purpose of the AGC function is to extend the dynamic range
of the receiver, so that the receiver can operate close to its
transmitter when running ASK and/or high data rate modulation.
The onset of saturation in the output stage of RFA1 is detected and
generates the AGC Set signal to the AGC Control function. The
AGC Control function then selects the 5 dB gain mode for RFA1.
The AGC Comparator will send a reset signal when the Peak
Detector output (multiplied by 0.8) falls below the threshold voltage
A capacitor at the AGCCAP pin avoids AGC “chattering” during the
time it takes for the signal to propagate through the low-pass filter
and charge the peak detector. The AGC capacitor also allows the
hold-in time to be set longer than the peak detector decay time to
avoid AGC chattering during runs of “0” bits in the received data
stream. Note that AGC operation requires the peak detector to be
functioning, even if DS2 is not being used. AGC operation can be
defeated by connecting the AGCCAP pin to Vcc. The AGC can be
latched on once engaged by connecting a 150 kilohm resistor
between the AGCCAP pin and ground in lieu of a capacitor.
Receiver Pulse Generator and RF Amplifier Bias
The receiver amplifier-sequence operation is controlled by the
Pulse Generator & RF Amplifier Bias module, which in turn is
controlled by the PRATE and PWIDTH input pins, and the Power
Down (sleep) Control Signal from the Bias Control function.
In the low data rate mode, the interval between the falling edge of
one RFA1 ON pulse to the rising edge of the next RFA1 ON pulse
is set by a resistor between the PRATE pin and ground. The
interval can be adjusted between 0.1 and 5 µs. In the high data rate
mode (selected at the PWIDTH pin) the receiver RF amplifiers
operate at a nominal 50%-50% duty cycle. In this case, the start-
to-start period t
for ON pulses to RFA1 are controlled by the
PRATE resistor over a range of 0.1 to 1.1 µs.
In the low data rate mode, the PWIDTH pin sets the width of the
ON pulse t
to RFA1 with a resistor to ground (the ON pulse
to RFA2 is set at 1.1 times the pulse width to RFA1 in
the low data rate mode). The ON pulse width t
can be adjusted
between 0.55 and 1 µs. However, when the PWIDTH pin is
connected to Vcc through a 1 M resistor, the RF amplifiers operate
at a nominal 50%-50% duty cycle, facilitating high data rate
operation. In this case, the RF amplifiers are controlled by the
PRATE resistor as described above.
Both receiver RF amplifiers are turned off by the Power Down
Control Signal, which is invoked in the sleep mode.
Receiver Mode Control
The receiver operating modes – receive and power-down (sleep),
are controlled by the Bias Control function, and are selected with
the CNTRL1 and CNTRL0 control pins. Setting CNTRL1 and
CNTRL0 both high place the unit in the receive mode. Setting
CNTRL1 and CNTRL0 both low place the unit in the power-down
(sleep) mode. CNTRL1 and CNTRL0 are CMOS compatible
inputs. These inputs must be held at a logic level; they cannot be
Receiver Event Timing
Receiver event timing is summarized in Table 1. Please refer to
this table for the following discussions.
The maximum time t
required for the receive function to become
operational at turn on is influenced by two factors. All receiver
circuitry will be operational 5 ms after the supply voltage reaches
2.2 Vdc. The BBOUT-CMPIN coupling-capacitor is then DC
stabilized in 3 time constants
). The total turn-on time to
stable receiver operation for a 10 ms power supply rise time is:
= 15 ms + 3*t
Does ALLDATASHEET help your business so far?
[ DONATE ]
All Rights Reserved©
| English :
| Chinese :
| German :
| Japanese :
| Korean :
| Spanish :
| French :
| Italian :
| Polish :
| Vietnamese :