Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

RX5500 Datasheet(PDF) 7 Page - Murata Manufacturing Co., Ltd.

Part No. RX5500
Description  RFM products are now Murata products
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MURATA [Murata Manufacturing Co., Ltd.]
Homepage  http://www.murata.com
Logo MURATA - Murata Manufacturing Co., Ltd.

RX5500 Datasheet(HTML) 7 Page - Murata Manufacturing Co., Ltd.

  RX5500 Datasheet HTML 1Page - Murata Manufacturing Co., Ltd. RX5500 Datasheet HTML 2Page - Murata Manufacturing Co., Ltd. RX5500 Datasheet HTML 3Page - Murata Manufacturing Co., Ltd. RX5500 Datasheet HTML 4Page - Murata Manufacturing Co., Ltd. RX5500 Datasheet HTML 5Page - Murata Manufacturing Co., Ltd. RX5500 Datasheet HTML 6Page - Murata Manufacturing Co., Ltd. RX5500 Datasheet HTML 7Page - Murata Manufacturing Co., Ltd. RX5500 Datasheet HTML 8Page - Murata Manufacturing Co., Ltd. RX5500 Datasheet HTML 9Page - Murata Manufacturing Co., Ltd.  
Zoom Inzoom in Zoom Outzoom out
 7 / 9 page
background image
©2010-2015 by Murata Electronics N.A., Inc.
RX5500 (R) 4/15/15
Page 7 of 9
www.murata.com
Receiver Event Timing, 3.0 Vdc, -40 to +85 °C
Event
Symbol
Time
Min/
Max
Test Conditions
Notes
Turn On to Receive
tPR
3*tBBC + 15 ms
max
10 ms supply voltage rise time
time until receiver operational
Sleep to RX
tSR
3*tBBC
max
1 µs CNTRL0/CNTROL 1 rise
times
time until receiver operational
RX to Sleep
tRS
10 µs
max
1 µs CNTRL0/CNTROL 1 fall times time until receiver is in power-down mode
PRATE Interval
tPRI
0.1 to 5 µs
range
low data rate mode
user selected mode
PWIDTH RFA1
tPW1
0.55 to 1 µs
range
low data rate mode
user selected mode
PWIDTH RFA2
tPW2
1.1*tPW1
range
low data rate mode
user selected mode
PRATE Cycle
tPRC
0.1 to 1.1 µs
range
high data rate mode
user selected mode
PWIDTH High (RFA1 & RFA2)
tPWH
0.05 to 0.55 µs
range
high data rate mode
user selected mode
LPF Group Delay
tFGD
1750/fLPF
max
tFGD in µs, fLPF in kHz
user selected
LPF 3 dB Bandwidth
fLPF
1445/RLPF
min
fLPF in kHz, RLPF in kilohms
user selected
BBOUT-CMPIN Time Constant
tBBC
0.064*CBBO
min
tBBC in µs, CBBO in pF
user selected
Table 1
Pin Descriptions
Pin
Name
Description
1
GND1
GND1 is the RF ground pin. GND2 and GND3 should be connected to GND1 by short, low-inductance traces.
2
VCC1
VCC1 is the positive supply voltage pin for the receiver base-band circuitry. VCC1 must be bypassed by an RF capacitor,
which may be shared with VCC2. See the description of VCC2 (Pin 16) for additional information.
3RFA1
4
NC
This pin should be left unconnected.
5
BBOUT
BBOUT is the receiver base-band output pin. This pin drives the CMPIN pin through a coupling capacitor CBBO for internal
data slicer operation. The time constant tBBC for this connection is:
tBBC = 0.064*CBBO , where tBBC is in µs and CBBO is in pF
A ±10% ceramic capacitor should be used between BBOUT and CMPIN. The time constant can vary between tBBC and
1.8*tBBC with variations in supply voltage, temperature, etc. The optimum time constant in a given circumstance will depend
on the data rate, data run length, and other factors as discussed in the ASH Transceiver Designer’s Guide. A common criteria
is to set the time constant for no more than a 20% voltage droop during SPMAX. For this case:
CBBO = 70*SPMAX, where SPMAX is the maximum signal pulse width in µs and CBBO is in pF
The output from this pin can also be used to drive an external data recovery process (DSP, etc.). The nominal output imped-
ance of this pin is 1 K. When the receiver RF amplifiers are operating at a 50%-50% duty cycle, the BBOUT signal changes
about 10 mV/dB, with a peak-to-peak signal level of up to 685 mV. For lower duty cycles, the mV/dB slope and peak-to-peak
signal level are proportionately less. The signal at BBOUT is riding on a 1.1 Vdc value that varies somewhat with supply volt-
age and temperature, so it should be coupled through a capacitor to an external load. A load impedance of 50 K to 500 K in
parallel with no more than 10 pF is recommended. When an external data recovery process is used with AGC, BBOUT must
be coupled to the external data recovery process and CMPIN by separate series coupling capacitors. The AGC reset function
is driven by the signal applied to CMPIN. When the receiver is in power-down (sleep) mode, the output impedance of this pin
becomes very high, preserving the charge on the coupling capacitor.
6
CMPIN
This pin is the input to the internal data slicers. It is driven from BBOUT through a coupling capacitor. The input impedance of
this pin is 70 K to 100 K.
7
RXDATA
RXDATA is the receiver data output pin. This pin will drive a 10 pF, 500 K parallel load. The peak current available from this
pin increases with the receiver low-pass filter cutoff frequency. In the power-down (sleep) mode, this pin becomes high
impedance. If required, a 1000 K pull-up or pull-down resistor can be used to establish a definite logic state when this pin is
high impedance. If a pull-up resistor is used, the positive supply end should be connected to a voltage no greater than Vcc +
200 mV.
8
NC
This pin may be left unconnected or may be grounded.


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn