Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC6652 Datasheet(PDF) 6 Page - Linear Technology

Part # LTC6652
Description  Octal, 12-Bit Sign, 1.5Msps/Ch Simultaneous Sampling ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC6652 Datasheet(HTML) 6 Page - Linear Technology

Back Button LTC6652 Datasheet HTML 2Page - Linear Technology LTC6652 Datasheet HTML 3Page - Linear Technology LTC6652 Datasheet HTML 4Page - Linear Technology LTC6652 Datasheet HTML 5Page - Linear Technology LTC6652 Datasheet HTML 6Page - Linear Technology LTC6652 Datasheet HTML 7Page - Linear Technology LTC6652 Datasheet HTML 8Page - Linear Technology LTC6652 Datasheet HTML 9Page - Linear Technology LTC6652 Datasheet HTML 10Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
LTC2320-12
6
Rev B
For more information www.analog.com
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to ground.
Note 3: When these pin voltages are taken below ground, or above VDD or
OVDD, they will be clamped by internal diodes. This product can handle input
currents up to 100mA below ground, or above VDD or OVDD, without latch-up.
Note 4: VDD = 5V, OVDD = 2.5V, REFOUT1,2,3,4 = 4.096V, fSMPL = 1.5MHz.
Note 5: Recommended operating conditions.
Note 6: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 7: Bipolar zero error is the offset voltage measured from –0.5LSB
when the output code flickers between 0000 0000 0000 0 and 1111 1111
1111 1. Full-scale bipolar error is the worst-case of –FS or +FS untrimmed
deviation from ideal first and last code transitions and includes the effect
of offset error.
Note 8: All specifications in dB are referred to a full-scale ±4.096V input
with REF = 4.096V.
Note 9: When REFOUT1,2,3,4 is overdriven, the internal reference buffer
must be turned off by setting REFBUFEN = 0V.
Note 10: fSMPL = 1.5MHz, IREFOUT1,2,3,4 varies proportionally with sample rate.
Note 11: Guaranteed by design, not subject to test.
Note 12: Parameter tested and guaranteed at OVDD = 1.71V and OVDD = 2.5V.
Note 13: tSCK of 9.1ns allows a shift clock frequency up to 105MHz for
rising edge capture.
Note 14: Temperature coefficient is calculated by dividing the maximum
change in output voltage by the specified temperature range.
Note 15: CNV is driven from a low jitter digital source, typically at OVDD
logic levels.
ADC TIMING CHARACTERISTICS The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C (Note 4).
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
tDCNVSDOZ
Bus Relinquish Time After CNV↑
(Note 11)
l
3
ns
tDCNVSDOV
SDO Valid Delay from CNV↓
(Note 11)
l
3
ns
tDSCKHCNVH
SCK Delay Time to CNV↑
(Note 11)
l
0
ns
CMOS I/O Mode, DDR
CMOS/LVDS = GND, SDR/ DDR = OVDD
tSCK
SCK Period
l
18.2
ns
tSCKH
SCK High Time
l
8.2
ns
tSCKL
SCK Low Time
l
8.2
ns
tHSDO_DDR
SDO Data Remains Valid Delay from CLKOUT↓ CL = 5pF (Note 12)
l
0
1.5
ns
tDSCKCLKOUT SCK to CLKOUT Delay
(Note 12)
l
2
4.5
ns
tDCNVSDOZ
Bus Relinquish Time After CNV↑
(Note 11)
l
3
ns
tDCNVSDOV
SDO Valid Delay from CNV↓
(Note 11)
l
3
ns
tDSCKHCNVH
SCK Delay Time to CNV↑
(Note 11)
l
0
ns
LVDS I/O Mode, SDR
CMOS/LVDS = OVDD, SDR/DDR = GND
tSCK
SCK Period
l
3.3
ns
tSCKH
SCK High Time
l
1.5
ns
tSCKL
SCK Low Time
l
1.5
ns
tHSDO_SDR
SDO Data Remains Valid Delay from CLKOUT↓ CL = 5pF OVDD = 2.5V
l
0
1.5
ns
tDSCKCLKOUT SCK to CLKOUT Delay
OVDD = 2.5V
l
2
4
ns
tDSCKHCNVH
SCK Delay Time to CNV↑
(Note 11)
l
0
ns
LVDS I/O Mode, DDR
CMOS/LVDS = OVDD, SDR/DDR = OVDD
tSCK
SCK Period
l
6.6
ns
tSCKH
SCK High Time
l
3
ns
tSCKL
SCK Low Time
l
3
ns
tHSDO_DDR
SDO Data Remains Valid Delay from CLKOUT↓ CL = 5pF OVDD = 2.5V
l
0
1.5
ns
tDSCKCLKOUT SCK to CLKOUT Delay
OVDD = 2.5V
l
2
4
ns
tDSCKHCNVH
SCK Delay Time to CNV↑
(Note 11)
l
0
ns


Similar Part No. - LTC6652

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC6652 LINER-LTC6652 Datasheet
337Kb / 16P
   Precision Low Drift Low Noise Buffered Reference
LTC6652 LINER-LTC6652 Datasheet
2Mb / 40P
   18-Bit, 1Msps 8-Channel Differential 짹10.24V Input SoftSpan ADC with Wide Input Common Mode Range
LTC6652 LINER-LTC6652 Datasheet
1Mb / 22P
   16-Bit, 15Msps SAR ADC
LTC6652 LINER-LTC6652 Datasheet
844Kb / 18P
   SOT-23 Precision Wide Supply High Output Drive Low Noise Reference
LTC6652 LINER-LTC6652 Datasheet
1Mb / 40P
   Octal, 16-Bit, 200ksps Differential SoftSpan ADC with Wide Input Common Mode Range
More results

Similar Description - LTC6652

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2351-12 LINER-LTC2351-12 Datasheet
278Kb / 20P
   6 Channel, 12-Bit, 1.5Msps Simultaneous Sampling ADC with Shutdown
LTC2351-12 LINER-LTC2351-12_15 Datasheet
235Kb / 20P
   6 Channel, 12-Bit, 1.5Msps Simultaneous Sampling ADC With Shutdown
LTC2351-14 LINER-LTC2351-14 Datasheet
289Kb / 20P
   Channel, 14-Bit, 1.5Msps Simultaneous Sampling ADC with Shutdown
LTC2351-14 LINER-LTC2351-14_15 Datasheet
244Kb / 20P
   6-Channel, 14-Bit, 1.5Msps Simultaneous Sampling ADC with Shutdown
logo
Analog Devices
AD7771 AD-AD7771 Datasheet
357Kb / 14P
   8-Ch, 24-Bit Simultaneous Sampling ADC
logo
Linear Technology
LTC2325-16 LINER-LTC2325-16 Datasheet
1Mb / 30P
   Quad, 16-Bit, 5Msps/Ch Simultaneous Sampling ADC
logo
Analog Devices
AD7862ANZ-10 AD-AD7862ANZ-10 Datasheet
331Kb / 16P
   Simultaneous Sampling Dual 250 kSPS 12-Bit ADC
REV. 0
AD7862ARSZ-10 AD-AD7862ARSZ-10 Datasheet
417Kb / 16P
   Simultaneous Sampling Dual 250 kSPS 12-Bit ADC
REV. 0
AD7262 AD-AD7262_17 Datasheet
881Kb / 33P
   1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC
AD7862ARZ-10 AD-AD7862ARZ-10 Datasheet
417Kb / 16P
   Simultaneous Sampling Dual 250 kSPS 12-Bit ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com