Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

NCP51530 Datasheet(PDF) 17 Page - ON Semiconductor

Part No. NCP51530
Description  High Frequency High and Low Side Driver
Download  25 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

NCP51530 Datasheet(HTML) 17 Page - ON Semiconductor

Zoom Inzoom in Zoom Outzoom out
 17 / 25 page
background image
NCP51530
www.onsemi.com
17
and is not affected by the VB status. This ensures proper
charging of the bootstrap capacitor to bring the high side bias
supply VB above UVLO voltage.
Both the VCC and VB UVLO circuits are provided with
hysteresis feature. This hysteresis feature avoids errors due
to ground noise in the power supply. The hysteresis also
ensures continuous operation in case of a small drop in the
bias voltage. This drop in the bias can happen when device
starts switching MOSFET and the operating current of the
device increases. The UVLO feature of the device is
explained in the Figure 30.
Figure 29. NCP51530 Turn ON−OFF Paths
OUTPUT STAGES
The NCP51530 is equipped with two independent drivers.
The output stage of NCP51530 has 1.7 A/2.2 A current
source/sink capability which can effectively charge and
discharge a 1 nF load in 15 ns.
The outputs of NCP51530 can be turned on at the same
time and there is no internal dead−time built between them.
This allows NCP51530 to be used in topologies like two
switch forward converter.
The figure below show the output stage structure and the
charging and discharging path of the external power
MOSFET. The bias supply VCC or VB supply the energy to
charge the gate capacitance Cgs of the low side or the top
side external MOSFETs respectively. When a logic high is
received from input stage, Qsource turns on and VCC/VB
starts charging Cgs through Rg. Once the Cgs is charged to
the drive voltage level the external power MOSFET turns on
the external MOSFET to discharge to GND/HB level.
When a logic low signal is received from the input stage,
Qsource turns off and Qsink turns on providing a path for
gate terminal of
As seen in the figure, there are parasitic inductances in
charging and discharging path of the Cgs. This can result in
a little dip in the bias voltages VCC/VB. If the VCC/VB drops
below UVLO the power supply can shut down the device.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn