Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SC16C650B Datasheet(PDF) 20 Page - NXP Semiconductors

Part # SC16C650B
Description  5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder
Download  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC16C650B Datasheet(HTML) 20 Page - NXP Semiconductors

Back Button SC16C650B Datasheet HTML 16Page - NXP Semiconductors SC16C650B Datasheet HTML 17Page - NXP Semiconductors SC16C650B Datasheet HTML 18Page - NXP Semiconductors SC16C650B Datasheet HTML 19Page - NXP Semiconductors SC16C650B Datasheet HTML 20Page - NXP Semiconductors SC16C650B Datasheet HTML 21Page - NXP Semiconductors SC16C650B Datasheet HTML 22Page - NXP Semiconductors SC16C650B Datasheet HTML 23Page - NXP Semiconductors SC16C650B Datasheet HTML 24Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 51 page
background image
Philips Semiconductors
SC16C650B
UART with 32-byte FIFOs and IrDA encoder/decoder
Product data
Rev. 03 — 10 December 2004
20 of 51
9397 750 14451
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
7.2.1
IER versus Receive FIFO interrupt mode operation
When the receive FIFO (FCR[0] = logic 1), and receive interrupts (IER[0] = logic 1)
are enabled, the receive interrupts and register status will reflect the following:
The receive data available interrupts are issued to the external CPU when the
FIFO has reached the programmed trigger level. It will be cleared when the FIFO
drops below the programmed trigger level.
FIFO status will also be reflected in the user accessible ISR register when the
FIFO trigger level is reached. Both the ISR register status bit and the interrupt will
be cleared when the FIFO drops below the trigger level.
The data ready bit (LSR[0]) is set as soon as a character is transferred from the
shift register to the receive FIFO. It is reset when the FIFO is empty.
7.2.2
IER versus Receive/Transmit FIFO polled mode operation
When FCR[0] = logic 1, resetting IER[0:3] enables the SC16C650B in the FIFO
polled mode of operation. Since the receiver and transmitter have separate bits in the
LSR, either or both can be used in the polled mode by selecting respective transmit or
receive control bit(s).
LSR[0] will be a logic 1 as long as there is one byte in the receive FIFO.
LSR[1:4] will provide the type of errors encountered, if any.
LSR[5] will indicate when the transmit FIFO is empty.
LSR[6] will indicate when both the transmit FIFO and transmit shift register are
empty.
LSR[7] will indicate any FIFO data errors.
2
IER[2]
Receive Line Status interrupt. This interrupt will be issued whenever a fully
assembled receive character is transferred from RSR to the RHR/FIFO,
i.e., data ready, LSR[0].
Logic 0 = Disable the receiver line status interrupt (normal default
condition).
Logic 1 = Enable the receiver line status interrupt.
1
IER[1]
Transmit Holding Register interrupt. This interrupt will be issued whenever
the THR is empty, and is associated with LSR[1].
Logic 0 = Disable the transmitter empty interrupt (normal default
condition).
Logic 1 = Enable the transmitter empty interrupt.
0
IER[0]
Receive Holding Register interrupt. This interrupt will be issued when the
FIFO has reached the programmed trigger level, or is cleared when the
FIFO drops below the trigger level in the FIFO mode of operation.
Logic 0 = Disable the receiver ready interrupt (normal default condition).
Logic 1 = Enable the receiver ready interrupt.
Table 9:
Interrupt Enable Register bits description…continued
Bit
Symbol
Description


Similar Part No. - SC16C650B

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SC16C650B NXP-SC16C650B Datasheet
251Kb / 48P
   5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder
Rev. 04-14 September 2009
SC16C650BIA44 NXP-SC16C650BIA44 Datasheet
251Kb / 48P
   5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder
Rev. 04-14 September 2009
SC16C650BIB48 NXP-SC16C650BIB48 Datasheet
251Kb / 48P
   5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder
Rev. 04-14 September 2009
SC16C650BIBS NXP-SC16C650BIBS Datasheet
251Kb / 48P
   5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder
Rev. 04-14 September 2009
More results

Similar Description - SC16C650B

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SC16C650B NXP-SC16C650B Datasheet
251Kb / 48P
   5 V, 3.3 V and 2.5 V UART with 32-byte FIFOs and infrared (IrDA) encoder/decoder
Rev. 04-14 September 2009
SC16C652B NXP-SC16C652B_V01 Datasheet
219Kb / 43P
   5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.) with 32-byte FIFOs and infrared (IrDA) encoder/decoder
Rev.04-1 September 2005
SC16C654B PHILIPS-SC16C654B Datasheet
302Kb / 58P
   5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder
Rev. 02-20 June 2005
SC16C652B PHILIPS-SC16C652B Datasheet
205Kb / 44P
   5V, 3.3 V and 2.5V dual UART, 5 Mbit/s (max.),with 32-byte FIFOs and infrared(IrDA) encoder/decoder
Rev. 03-10 December 2004
SC68C652B NXP-SC68C652B Datasheet
205Kb / 43P
   5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.) with 32-byte FIFOs, IrDA encoder/decoder, and 68 mode mP interface
Rev. 02-2 November 2009
SC16C750B NXP-SC16C750B Datasheet
222Kb / 44P
   5 V, 3.3 V and 2.5 V UART with 64-byte FIFOs
Rev. 05-17 October 2008
SC16C750B PHILIPS-SC16C750B Datasheet
216Kb / 44P
   5 V, 3.3 V and 2.5 V UART with 64-byte FIFOs
Rev. 03-13 December 2004
SC16C550B PHILIPS-SC16C550B Datasheet
229Kb / 47P
   5 V, 3.3 V and 2.5 V UART with 16-byte FIFOs
Rev. 02-14 December 2004
SC16C751B NXP-SC16C751B Datasheet
159Kb / 32P
   5 V, 3.3 V and 2.5 V UART with 64-byte FIFOs
Rev. 02-10 October 2008
SC16C550B NXP-SC16C550B Datasheet
239Kb / 48P
   5 V, 3.3 V and 2.5 V UART with 16-byte FIFOs
Rev. 05-1 October 2008
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com