Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74HC237N Datasheet(PDF) 1 Page - NXP Semiconductors

Part No. 74HC237N
Description  3-to-8 line decoder, demultiplexer with address latches
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC237N Datasheet(HTML) 1 Page - NXP Semiconductors

  74HC237N Datasheet HTML 1Page - NXP Semiconductors 74HC237N Datasheet HTML 2Page - NXP Semiconductors 74HC237N Datasheet HTML 3Page - NXP Semiconductors 74HC237N Datasheet HTML 4Page - NXP Semiconductors 74HC237N Datasheet HTML 5Page - NXP Semiconductors 74HC237N Datasheet HTML 6Page - NXP Semiconductors 74HC237N Datasheet HTML 7Page - NXP Semiconductors 74HC237N Datasheet HTML 8Page - NXP Semiconductors 74HC237N Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 19 page
background image
1.
General description
The 74HC237 is a high-speed Si-gate CMOS device and is pin compatible with low power
Schottky TTL (LSTTL). The 74HC237 is specified in compliance with JEDEC
standard no. 7A.
The 74HC237 is a 3-to-8 line decoder, demultiplexer with latches at the three address
inputs (An). The 74HC237 essentially combines the 3-to-8 decoder function with a 3-bit
storage latch. When the latch is enabled (LE = LOW), the 74HC237 acts as a 3-to-8 active
LOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data present
at the inputs before this transition, is stored in the latches. Further address changes are
ignored as long as LE remains HIGH.
The output enable input (E1 and E2) controls the state of the outputs independent of the
address inputs or latch operation. All outputs are HIGH unless E1 is LOW and E2 is HIGH.
The 74HC237 is ideally suited for implementing non-overlapping decoders in 3-state
systems and strobed (stored address) applications in bus oriented systems.
2.
Features
s Combines 3-to-8 decoder with 3-bit latch
s Multiple input enable for easy expansion or independent controls
s Active HIGH mutually exclusive outputs
s Low-power dissipation
s Complies with JEDEC standard no. 7A
s ESD protection:
x HBM EIA/JESD22-A114-B exceeds 2000 V
x MM EIA/JESD22-A115-A exceeds 200 V.
s Multiple package options
s Specified from
−40 °Cto+80 °C and from −40 °C to +125 °C.
74HC237
3-to-8 line decoder, demultiplexer with address latches
Rev. 03 — 12 November 2004
Product data sheet


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn