Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74LVX20M Datasheet(PDF) 1 Page - STMicroelectronics

Part No. 74LVX20M
Description  LOW VOLTAGE CMOS DUAL 4-INPUT NAND GATE WITH 5V TOLERANT INPUTS
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

74LVX20M Datasheet(HTML) 1 Page - STMicroelectronics

  74LVX20M Datasheet HTML 1Page - STMicroelectronics 74LVX20M Datasheet HTML 2Page - STMicroelectronics 74LVX20M Datasheet HTML 3Page - STMicroelectronics 74LVX20M Datasheet HTML 4Page - STMicroelectronics 74LVX20M Datasheet HTML 5Page - STMicroelectronics 74LVX20M Datasheet HTML 6Page - STMicroelectronics 74LVX20M Datasheet HTML 7Page - STMicroelectronics 74LVX20M Datasheet HTML 8Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
1/8
July 2001
s
HIGH SPEED :
tPD = 4.1ns (TYP.) at VCC = 3.3V
s
5V TOLERANT INPUTS
s
INPUT VOLTAGE LEVEL :
VIL=0.8V, VIH=2V at VCC=3V
s
LOW POWER DISSIPATION:
ICC = 2 µA (MAX.) at TA=25°C
s
LOW NOISE:
VOLP = 0.3V (TYP.) at VCC = 3.3V
s
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN)
s
BALANCED PROPAGATION DELAYS:
tPLH tPHL
s
OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 3.6V (1.2V Data Retention)
s
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 20
s
IMPROVED LATCH-UP IMMUNITY
s
POWER DOWN PROTECTION ON INPUTS
DESCRIPTION
The 74LVX20 is a low voltage CMOS DUAL
4-INPUT NAND GATE fabricated with sub-micron
silicon gate and double-layer metal wiring C2MOS
technology. It is ideal for low power, battery
operated and low noise 3.3V applications.
The internal circuit is composed of 3 stages
including buffer output, which provides high noise
immunity and stable output.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage.
This device can be used to interface 5V to 3V
system. It combines high speed performance with
the true CMOS low power consumption.
All
inputs
and
outputs
are
equipped
with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74LVX20
LOW VOLTAGE CMOS DUAL 4-INPUT NAND GATE
WITH 5V TOLERANT INPUTS
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
TUBE
T & R
SOP
74LVX20M
74LVX20MTR
TSSOP
74LVX20TTR
TSSOP
SOP


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn