Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SPCA701A Datasheet(PDF) 6 Page - List of Unclassifed Manufacturers

Part No. SPCA701A
Description  DIGITAL VIDEO ENCODER FOR VIDEOCD
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ETC [List of Unclassifed Manufacturers]
Homepage  
Logo 

SPCA701A Datasheet(HTML) 6 Page - List of Unclassifed Manufacturers

Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
Sunplus Technology Co., Ltd.
6
Rev.: 0.2
1999.12.07
SPCA701A
Preliminary
MASTER MODE
Horizontal sync (HSYNC*) and vertical sync (VSYNC*) are generated from internal timing and optional software
bits.
HSYNC*, and VSYNC* are output following the rising edge of CLK.
The horizontal counter is
incremented on every other rising edge of CLK.
After reaching the appropriate value (determined by the mode
of operation), it is reset to one, indicating the start of a new line.
The vertical counter is incremented at the start
of each new line.
After reaching the appropriate value, determined by the mode of operation, it is reset to one,
indicating the start of a new field.
VSYNC* is asserted for 3 or 2.5 scan lines for 262/525 line and 312/625 line,
respectively.
SLAVE MODE
Horizontal sync (HSYNC*) and vertical sync (VSYNC*) are inputs that are registered on the rising edge of
CLOCK.
The horizontal counter is incremented on the rising edge of CLOCK.
Two clock cycles after falling
edge of HSYNC*, the counter is reset to one, indicating the start of a new line.
The vertical counter is
incremented on the falling edge of HSYNC*.
A falling edge of VSYNC* resets it to one, indicating the start of a
new field.
A falling edge of VSYNC* occurring within ±1/4 of a scan line from the falling edge of HSYNC* cycle
time (line time) indicates the beginning of Field 1.
A falling edge of VSYNC* occurring within ±1/4 scan line from
the mid-point of the line indicates the beginning of Field 2.
The operating mode (NTSC/PAL) can be programmed with the MODE[3:2] bits when the SETMODE (MASTER
pin) bit is set high.
Alternatively, when SETMODE is low, the mode is automatically detected in slave mode.
For example, 525-line operation is assumed, 625-line operation is detected by the number of HSYNC* edges
between VSYNC* edges.
The frequency of operation (CCIR-601) for both PAL and NTSC is detected by
counting the number of clocks per line.
The pixel rate is assumed to be 13.5 MHz, ±1 count which is detected in
between two successive falling edges of HSYNC*.
BURST BLANKING
For NTSC, color burst information is automatically disabled on scan lines 1-9 and 264-272, inclusive.
(SMPTE
line numbering convention.)
For PAL-B, D, G, H, I color burst information is automatically disabled on scan lines
1-6, 310-318, and 623-625, inclusive, for fields 1, 2, 5, and 6.
During fields 3, 4, 7, and 8, color burst information
is disabled on scan lines 1-5, 311-319, and 622-625, inclusive.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn