P89LPC904 datasheet(27/41 Pages) PHILIPS

Part #	P89LPC904

Description	8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter

Download	41 Pages

Scroll/Zoom	100%

Manufacturer	PHILIPS [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

27 / 41 page

Philips Semiconductors

P89LPC904

8-bit microcontrollers with two-clock accelerated 80C51 core

Preliminary data

Rev. 02 — 25 June 2004

27 of 41

9397 750 13521

The UART can use either Timer 1 or the baud rate generator output (see Figure 7).

Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The

independent Baud Rate Generator uses CCLK.

8.19.6

Framing error

Framing error is reported in the status register (SSTAT). In addition, if SMOD0

(PCON.6) is logic 1, framing errors can be made available in SCON.7, respectively. If

SMOD0 is logic 0, SCON.7 is SM0. It is recommended that SM0 and SM1

(SCON.7:6) are set up when SMOD0 is logic 0.

8.19.7

Break detect

Break detect is reported in the status register (SSTAT). A break is detected when

11 consecutive bits are sensed LOW. The break detect can be used to reset the

device.

8.19.8

Double buffering

The UART has a transmit double buffer that allows buffering of the next character to

be written to SBUF while the ﬁrst character is being transmitted. Double buffering

allows transmission of a string of characters with only one stop bit between any two

characters, as long as the next character is written between the start bit and the stop

bit of the previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART

is compatible with the conventional 80C51 UART. If enabled, the UART allows writing

to SnBUF while the previous data is being shifted out. Double buffering is only

allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be

disabled (DBMOD = 0).

8.19.9

Transmit interrupts with double buffering enabled (Modes 1, 2 and 3)

Unlike the conventional UART, in double buffering mode, the Tx interrupt is generated

when the double buffer is ready to receive new data.

8.19.10

The 9th bit (bit 8) in double buffering (Modes 1, 2 and 3)

If double buffering is disabled TB8 can be written before or after SBUF is written, as

long as TB8 is updated some time before that bit is shifted out. TB8 must not be

changed until the bit is shifted out, as indicated by the Tx interrupt.

If double buffering is enabled, TB8 must be updated before SBUF is written, as TB8

will be double-buffered together with SBUF data.

Fig 7.

Baud rate sources for UART (Modes 1, 3).

Baud Rate Modes 1 and 3

SBRGS = 1

SBRGS = 0

SMOD1 = 0

SMOD1 = 1

¸2

Timer 1 Overflow

(PCLK-based)

Baud Rate Generator

(CCLK-based)

002aaa419

Similar Part No. - P89LPC904

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	P89LPC901	1Mb / 55P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 04-21 November 2003
	P89LPC901FD	1Mb / 55P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 04-21 November 2003
	P89LPC901FN	1Mb / 55P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 04-21 November 2003
	P89LPC902	1Mb / 55P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 04-21 November 2003
	P89LPC902FD	1Mb / 55P	8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM Rev. 04-21 November 2003

More results

Similar Description - P89LPC904

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	P89LPC9107	257Kb / 58P	8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter Rev. 02-11 April 2005
	P89LPC9102	291Kb / 61P	8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable flash with 8-bit A/D converter Rev. 03-10 July 2007
	P89LPC938	318Kb / 68P	8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable Flash with 10-bit A/D converter Rev. 01-25 February 2005
	P89LPC9301	312Kb / 65P	8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB 3 V byte-erasable flash Rev. 01-9 April 2009
	P89LPC9351	341Kb / 74P	8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 8-bit ADC Rev. 01-19 November 2008
	P89LPC933	337Kb / 71P	8-bit microcontroller with accelerated two-clock 80C51 core 4 kB/8 kB 3 V byte-erasable Flash with 8-bit A/D converters Rev. 06-20 June 2005
	P89LPC915	344Kb / 72P	8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V Flash with 8-bit A/D converter Rev. 04-17 December 2004
	P89LPC915	379Kb / 75P	8-bit microcontrollers with accelerated two-clock 80C51 core 2 kB 3 V flash with 8-bit A/D converter Rev. 05-15 December 2009
	P89LPC952	307Kb / 66P	8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 10-bit ADC Rev. 01-16 September 2005
	P89LPC9151	1Mb / 91P	8-bit microcontroller with accelerated two-clock 80C51 core, 2 kB 3 V byte-erasable flash with 8-bit ADC Rev. 02-9 February 2010

More results

P89LPC904 Datasheet(PDF) 27 Page - NXP Semiconductors

P89LPC904 Datasheet(HTML) 27 Page - NXP Semiconductors

Similar Part No. - P89LPC904

Similar Description - P89LPC904

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL